CHAPTER 1

Op Amp Basics

- Section 1-1: Introduction
- Section 1-2: Op Amp Topologies
- Section 1-3: Op Amp Structures
- Section 1-4: Op Amp Specifications
- Section 1-5: Precision Op Amps
- Section 1-6: High Speed Op Amps
Within Chapter 1, discussions are focused on the basic aspects of op amps. After a brief introductory section, this begins with the fundamental topology differences between the two broadest classes of op amps, those using voltage feedback and current feedback. These two amplifier types are distinguished more by the nature of their internal circuit topologies than anything else. The voltage feedback op amp topology is the classic structure, having been used since the earliest vacuum tube based op amps of the 1940s and 1950s, through the first IC versions of the 1960s, and includes most op amp models produced today. The more recent IC variation of the current feedback amplifier has come into popularity in the mid-to-late 1980s, when higher speed IC op amps were developed. Factors distinguishing these two op amp types are discussed at some length.

Details of op amp input and output structures are also covered in this chapter, with emphasis on how such factors potentially impact application performance. In some senses, it is logical to categorize op amp types into performance and/or application classes, a process that works to some degree, but not altogether.

In practice, once past those obvious application distinctions such as “high speed” versus “precision,” or “single” versus “dual supply,” neat categorization breaks down. This is simply the way the analog world works. There is much crossover between various classes, i.e., a high speed op amp can be either single or dual-supply, or it may even fit as a precision type. A low power op amp may be precision, but it need not necessarily be single-supply, and so on. Other distinction categories could include the input stage type, such as FET input (further divided into JFET or MOS, which, in turn, are further divided into NFET or PFET and PMOS and NMOS, respectively), or bipolar (further divided into NPN or PNP). Then, all of these categories could be further described in terms of the type of input (or output) stage used.

So, it should be obvious that categories of op amps are like an infinite set of analog gray scales; they don’t always fit neatly into pigeonholes, and we shouldn’t expect them to. Nevertheless, it is still very useful to appreciate many of the aspects of op amp design that go into the various structures, as these differences directly influence the optimum op amp choice for an application. Thus structure differences are application drivers, since we choose an op amp to suit the nature of the application—for example, single-supply.

In this chapter various op amp performance specifications are also discussed, along with those specification differences that occur between the broad distinctions of voltage or current feedback topologies, as well as the more detailed context of individual structures. Obviously, op amp specifications are also application drivers; in fact, they are the most important since they will determine system performance. We choose the best op amp to fit the application, based on the required bias current, bandwidth, distortion, and so forth.
As a precursor to more detailed sections following, this introductory chapter portion considers the most basic points of op amp operation. These initial discussions are oriented around the more fundamental levels of op amp applications. They include: Ideal Op Amp Attributes, Standard Op Amp Feedback Hookups, The Non-Ideal Op Amp, Op Amp Common-Mode Dynamic Range(s), the various Functionality Differences of Single and Dual-Supply Operation, and the Device Selection process.

Before op amp applications can be developed, some requirements are in order. These include an understanding of how the fundamental op amp operating modes differ, and whether dual-supply or single-supply device functionality better suits the system under consideration. Given this, then device selection can begin and an application developed.

First, an operational amplifier (hereafter simply op amp) is a differential input, single-ended output amplifier, as shown symbolically in Figure 1-1. This device is an amplifier intended for use with external feedback elements, where these elements determine the resultant function, or operation. This gives rise to the name “operational amplifier,” denoting an amplifier that, by virtue of different feedback hookups, can perform a variety of operations.1 At this point, note that there is no need for concern with any actual technology to implement the amplifier. Attention is focused more on the behavioral nature of this building block device.

![Figure 1-1: The ideal op amp and its attributes](image_url)

An op amp processes small, differential mode signals appearing between its two inputs, developing a single-ended output signal referred to a power supply common terminal. Summaries of the various ideal op amp attributes are given in Figure 1-1. While real op amps will depart from these ideal attributes, it is very helpful for first-level understanding of op amp behavior to consider these features. Further, although these initial discussions talk in idealistic terms, they are also flavored by pointed mention of typical “real world” specifications—for a beginning perspective.

---

1 The actual naming of the operational amplifier occurred in the classic Ragazinni, et al paper of 1947 (see Reference 1). However, analog computations using op amps as we know them today began with the work of the Clarence Lovell-led group at Bell Labs, around 1940 (acknowledged generally in the Ragazinni paper).
Chapter One

It is also worth noting that this op amp is shown with five terminals, a number that happens to be a minimum for real devices. While some single op amps may have more than five terminals (to support such functions as frequency compensation, for example), none will ever have fewer. By contrast, those elusive ideal op amps don’t require power, and symbolically function with just four pins.²

Ideal Op Amp Attributes

An ideal op amp has infinite gain for differential input signals. In practice, real devices will have quite high gain (also called open-loop gain) but this gain won’t necessarily be precisely known. In terms of specifications, gain is measured in terms of $V_{OUT}/V_{IN}$, and is given in V/V, the dimensionless numeric gain. More often, however, gain is expressed in decibel terms (dB), which is mathematically $dB = 20 \cdot \log (\text{numeric gain})$. For example, a numeric gain of 1 million ($10^6$ V/V) is equivalent to a 120 dB gain. Gains of 100 dB – 130 dB are common for precision op amps, while high speed devices may have gains in the 60 dB – 70 dB range.

Also, an ideal op amp has zero gain for signals common to both inputs, that is, common-mode (CM) signals. Or, stated in terms of the rejection for these common-mode signals, an ideal op amp has infinite CM rejection (CMR). In practice, real op amps can have CMR specifications of up to 130 dB for precision devices, or as low as 60 dB–70 dB for some high speed devices.

The ideal op amp also has zero offset voltage ($V_{OS} = 0$), and draws zero bias current ($I_B = 0$) at both inputs. Within real devices, actual offset voltages can be as low as 1 µV or less, or as high as several mV. Bias currents can be as low as a few fA, or as high as several µA. This extremely wide range of specifications reflects the different input structures used within various devices, and is covered in more detail later in this chapter.

The attribute headings within Figure 1-1 for INPUTS and OUTPUT summarize the above concepts in more succinct terms. In practical terms, another important attribute is the concept of low source impedance, at the output. As will be seen later, low source impedance enables higher useful gain levels within circuits.

To summarize these idealized attributes for a signal processing amplifier, some of the traits might at first seem strange. However, it is critically important to reiterate that op amps simply are never intended for use without overall feedback. In fact, as noted, the connection of a suitable external feedback loop defines the closed-loop amplifier’s gain and frequency response characteristics.

Note also that all real op amps have a positive and negative power supply terminal, but rarely (if ever) will they have a separate ground connection. In practice, the op amp output voltage becomes referred to a power supply common point. Note: This key point is further clarified with the consideration of typically used op amp feedback networks.

The basic op amp hookup of Figure 1-2 applies a signal to the (+) input, and a (generalized) network delivers a fraction of the output voltage to the (−) input terminal. This constitutes feedback, with the op amp operating in closed-loop fashion. The feedback network (shown here in general form) can be resistive or reactive, linear or nonlinear, or any combination of these. More detailed analysis will show that the circuit gain characteristic as a whole follows the inverse of the feedback network transfer function.

The concept of feedback is both an essential and salient point concerning op amp use. With feedback, the net closed-loop gain characteristics of a stage such as Figure 1-2 become primarily dependent upon a set of external components (usually passive). Thus behavior is less dependent upon the relatively unstable amplifier open-loop characteristics.

² Such an op amp generates its own power, has two input pins, an output pin, and an output common pin.
Note that within Figure 1-2, the input signal is applied between the op amp (+) input and a common or reference point, as denoted by the ground symbol. It is important to note that this reference point is also common to the output and feedback network. By definition, the op amp stage’s output signal appears between the output terminal/feedback network input, and this common ground. This single relevant fact answers the “Where is the op amp grounded?” question so often asked by those new to the craft. The answer is simply that it is grounded indirectly, by virtue of the commonality of its input, the feedback network, and the power supply, as is shown in Figure 1-2.

To emphasize how the input/output signals are referenced to the power supply, dual supply connections are shown dotted, with the ± power supply midpoint common to the input/output signal ground. But do note, while all op amp application circuits may not show full details of the power supply connections, every real circuit will always use power supplies.

**Standard Op Amp Feedback Hookups**

Virtually all op amp feedback connections can be categorized into just a few basic types. These include the two most often used, noninverting and inverting voltage gain stages, plus a related differential gain stage. Having discussed above just the attributes of the ideal op amp, at this point it is possible to conceptually build basic gain stages. Using the concepts of infinite gain, zero input offset voltage, zero bias current, and so forth, standard op amp feedback hookups can be devised. For brevity, a full mathematical development of these concepts isn’t included here (but this follows in a subsequent section). The end-of-section references also include such developments.
The Noninverting Op Amp Stage

The op amp noninverting gain stage, also known as a voltage follower with gain, or simply voltage follower, is shown in Figure 1-3.

This op amp stage processes the input $V_{\text{IN}}$ by a gain of $G$, so a generalized expression for gain is:

$$G = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \quad \text{Eq. 1-1}$$

Feedback network resistances $R_f$ and $R_g$ set the stage gain of the follower. For an ideal op amp, the gain of this stage is:

$$G = \frac{R_f + R_g}{R_g} \quad \text{Eq. 1-2}$$

For clarity, these expressions are also included in the figure. Comparison of this figure and the more general Figure 1-2 shows $R_f$ and $R_g$ here as a simple feedback network, returning a fraction of $V_{\text{OUT}}$ to the op amp (−) input. *(Note that some texts may show the more general symbols $Z_f$ and $Z_g$ for these feedback components—both are correct, depending upon the specific circumstances.)*

In fact, we can make some useful general points about the network $R_f - R_g$. We will define the transfer expression of the network as seen from the top of $R_f$ to the output across $R_g$ as $\beta$. Note that this usage is a general feedback network transfer term, *not* to be confused with bipolar transistor forward gain. $\beta$ can be expressed mathematically as:

$$\beta = \frac{R_g}{R_f + R_g} \quad \text{Eq. 1-3}$$

So, the feedback network returns a fraction of $V_{\text{OUT}}$ to the op amp (−) input. Considering the ideal principles of zero offset and infinite gain, this allows some deductions on gain to be made. The voltage at the (−) input is forced by the op amp’s feedback action to be equal to that seen at the (+) input, $V_{\text{IN}}$. Given this relationship, it is relatively easy to work out the ideal gain of this stage, which in fact turns out to be simply the inverse of $\beta$. This is apparent from a comparison of Eqs. 1-2 and 1-3.
Thus an ideal noninverting op amp stage gain is simply equal to $1/\beta$, or:

$$G = \frac{1}{\beta} \quad \text{Eq. 1-4}$$

This noninverting gain configuration is one of the most useful of all op amp stages, for several reasons. Because $V_{\text{IN}}$ sees the op amp’s high impedance (+) input, it provides an ideal interface to the driving source. Gain can easily be adjusted over a wide range via $R_F$ and $R_G$, with virtually no source interaction.

A key point is the interesting relationship concerning $R_F$ and $R_G$. Note that to satisfy the conditions of Eq. 1-2, only their ratio is of concern. In practice this means that stable gain conditions can exist over a range of actual $R_F - R_G$ values, so long as they provide the same ratio.

If $R_F$ is taken to zero and $R_G$ open, the stage gain becomes unity, and $V_{\text{OUT}}$ is then exactly equal to $V_{\text{IN}}$. This special noninverting gain case is also called a unity gain follower, a stage commonly used for buffering a source.

Note that this op amp example shows only a simple resistive case of feedback. As mentioned, the feedback can also be reactive, i.e., $Z_F$, to include capacitors and/or inductors. In all cases, however, it must include a dc path, if we are to assume the op amp is being biased by the feedback (which is usually the case).

To summarize some key points on op amp feedback stages, we paraphrase from Reference 2 the following statements, which will always be found useful:

*The summing point idiom is probably the most used phrase of the aspiring analog artist, yet the least appreciated. In general, the inverting (−) input is called the summing point, while the noninverting (+) input is represented as the reference terminal. However, a vital concept is the fact that, within linear op amp applications, the inverting input (or summing point) assumes the same absolute potential as the noninverting input or reference (within the gain error of the amplifier). In short, the amplifier tries to servo its own summing point to the reference.*

**The Inverting Op Amp Stage**

The op amp inverting gain stage, also known simply as the inverter, is shown in Figure 1-4. As can be noted by comparison of Figures 1-3 and 1-4, the inverter can be viewed as similar to a follower, but with a transposition of the input voltage $V_{\text{IN}}$. In the inverter, the signal is applied to $R_G$ of the feedback network and the op amp (+) input is grounded.

![Figure 1-4: The inverting op amp stage (inverter)](image-url)
Chapter One

The feedback network resistances $R_F$ and $R_G$ set the stage gain of the inverter. For an ideal op amp, the gain of this stage is:

$$G = -\frac{R_F}{R_G} \quad \text{Eq. 1-5}$$

For clarity, these expressions are again included in the figure. Note that a major difference between this stage and the noninverting counterpart is the input-to-output sign reversal, denoted by the minus sign in Eq. 1-5. Like the follower stage, applying ideal op amp principles and some basic algebra can derive the gain expression of Eq. 1-5.

The inverting configuration is also one of the more useful op amp stages. Unlike a noninverting stage, however, the inverter presents a relatively low impedance input for $V_{IN}$, i.e., the value of $R_G$. This factor provides a finite load to the source. While the stage gain can in theory be adjusted over a wide range via $R_F$ and $R_G$, there is a practical limitation imposed at high gain, when $R_G$ becomes relatively low. If $R_F$ is zero, the gain becomes zero. $R_F$ can also be made variable, in which case the gain is linearly variable over the dynamic range of the element used for $R_F$. As with the follower gain stage, the gain is ratio dependent, and is relatively insensitive to the exact $R_F$ and $R_G$ values.

The inverter’s gain behavior, due to the principles of infinite op amp gain, zero input offset, and zero bias current, gives rise to an effective node of zero voltage at the $(-)$ input. The input and feedback currents sum at this point, which logically results in the term summing point. It is also called a virtual ground, because of the fact it will be at the same potential as the grounded reference input.

Note that, technically speaking, all op amp feedback circuits have a summing point, whether they are inverters, followers, or a hybrid combination. The summing point is always the feedback junction at the $(-)$ input node, as shown in Figure 1-4. However in follower type circuits this point isn’t a virtual ground, since it follows the $(+)$ input.

A special gain case for the inverter occurs when $R_F = R_G$, which is also called a unity gain inverter. This form of inverter is commonly used for generating complementary $V_{OUT}$ signals, i.e., $V_{OUT} = -V_{IN}$. In such cases it is usually desirable to match $R_F$ to $R_G$ accurately, which can readily be done by using a well-specified matched resistor pair.

A variation of the inverter is the inverting summer, a case similar to Figure 1-4, but with input resistors $R_{G2}$, $R_{G3}$, etc (not shown). For a summer individual input resistors are connected to additional sources $V_{IN2}$, $V_{IN3}$, and so forth, with their common node connected to the summing point. This configuration, called a summing amplifier, allows linear input current summation in $R_F$. $V_{OUT}$ is proportional to an inverse sum of input currents.

The Differential Op Amp Stage

The op amp differential gain stage (also known as a differential amplifier, or subtractor) is shown in Figure 1-5.

Paired input and feedback network resistances set the gain of this stage. These resistors, $R_F$–$R_G$, and $R_F'$–$R_G'$, must be matched as noted, for proper operation. Calculation of individual gains for inputs $V_1$ and $V_2$ and their linear combination derives the stage gain.

---

3 The very first general-purpose op amp circuit is described by Karl Swartzel in Reference 3, and is titled “Summing Amplifier.” This amplifier became a basic building block of the M9 gun director computer and fire control system used by Allied Forces in World War II. It also influenced many vacuum tube op amp designs that followed over the next two decades.
Note that the stage is intended to amplify the difference of voltages $V_1$ and $V_2$, so the net input is $V_{IN} = V_1 - V_2$. The general gain expression is then:

$$G = \frac{V_{OUT}}{V_1 - V_2}$$

Eq. 1-6

For an ideal op amp and the resistor ratios matched as noted, the gain of this differential stage from $V_{IN}$ to $V_{OUT}$ is:

$$G = \frac{R_F}{R_G}$$

Eq. 1-7

The great fundamental utility that an op amp stage such as this allows is the property of rejecting voltages common to $V_1 - V_2$, i.e., common-mode (CM) voltages. For example, if noise voltages appear between grounds $G_1$ and $G_2$, the noise will be suppressed by the common-mode rejection (CMR) of the differential amp. The CMR however is only as good as the matching of the resistor ratios allows, so in practical terms it implies precisely trimmed resistor ratios are necessary. Another disadvantage of this stage is that the resistor networks load the $V_1 - V_2$ sources, potentially leading to additional errors.

**The Nonideal Op Amp—Static Errors Due to Finite Amplifier Gain**

One of the most distinguishing features of op amps is their staggering magnitude of dc voltage gain. Even the least expensive devices have typical voltage gains of 100,000 (100 dB), while the highest performance precision bipolar and chopper stabilized units can have gains as high 10,000,000 (140 dB), or more. Negative feedback applied around this much voltage gain readily accomplishes the virtues of closed-loop performance, making the circuit dependent only on the feedback components.

As noted above in the discussion of ideal op amp attributes, the behavioral assumptions follow from the fact that negative feedback, coupled with high open-loop gain, constrains the amplifier input error voltage (and consequently the error current) to infinitesimal values. The higher this gain, the more valid these assumptions become.
Chapter One

In reality, however, op amps do have finite gain and errors exist in practical circuits. The op amp gain stage of Figure 1-6 will be used to illustrate how these errors impact performance. In this circuit the op amp is ideal except for the finite open-loop dc voltage gain, $A$, which is usually stated as $A_{\text{VOL}}$.

![Figure 1-6: Nonideal op amp stage for gain error analysis](image)

**Noise Gain (NG)**

The first aid to analyzing op amps circuits is to differentiate between noise gain and signal gain. We have already discussed the differences between noninverting and inverting stages as to their signal gains, which are summarized in Eqs. 1-2 and 1-4, respectively. But, as can be noticed from Figure 1-6, the difference between an inverting and noninverting stage can be as simple as where the reference ground is placed. For a ground at point G1, the stage is an inverter; conversely, if the ground is placed at point G2 (with no G1) the stage is noninverting.

Note, however, that in terms of the feedback path, there are no real differences. To make things more general, the resistive feedback components previously shown are replaced here with the more general symbols $Z_F$ and $Z_G$, otherwise they function as before. The feedback attenuation, $\beta$, is the same for both the inverting and noninverting stages:

$$\beta = \frac{Z_G}{Z_G + Z_F}$$

Eq. 1-8

Noise gain can now be simply defined as: The inverse of the net feedback attenuation from the amplifier output to the feedback input. In other words, the inverse of the $\beta$ network transfer function. This can ultimately be extended to include frequency dependence (covered later in this chapter). Noise gain can be abbreviated as NG.

As noted, the inverse of $\beta$ is the ideal noninverting op amp stage gain. Including the effects of finite op amp gain, a modified gain expression for the noninverting stage is:

$$G_{\text{CL}} = \frac{1}{\beta} \times \left[ \frac{1}{1 + \frac{1}{A_{\text{VOL}} \beta}} \right]$$

Eq. 1-9

where $G_{\text{CL}}$ is the finite-gain stage’s closed-loop gain, and $A_{\text{VOL}}$ is the op amp open-loop voltage gain for loaded conditions.
It is important to note that this expression is identical to the ideal gain expression of Eq. 1-4, with the addition of the bracketed multiplier on the right side. Note also that this right-most term becomes closer and closer to unity, as $A_{\text{vol}}$ approaches infinity. Accordingly, it is known in some textbooks as the error multiplier term, when the expression is shown in this form.\(^4\)

It may seem logical here to develop another finite gain error expression for an inverting amplifier, but in actuality there is no need. Both inverting and noninverting gain stages have a common feedback basis, which is the noise gain. So Eq. 1-9 will suffice for gain error analysis for both stages. Simply use the $\beta$ factor as it applies to the specific case.

It is useful to note some assumptions associated with the rightmost error multiplier term of Eq. 1-9. For $A_{\text{vol}}\beta >> 1$, one assumption is:

$$\frac{1}{1 + \frac{1}{A_{\text{vol}}\beta}} \approx 1 - \frac{1}{A_{\text{vol}}\beta}$$

Eq. 1-10

This in turn leads to an estimation of the percentage error, $\varepsilon$, due to finite gain $A_{\text{vol}}$:

$$\varepsilon(\%) \approx \frac{100}{A_{\text{vol}}\beta}$$

Eq. 1-11

**Gain Stability**

The closed-loop gain error predicted by these equations isn’t in itself tremendously important, since the ratio $Z_{\text{f}}/Z_{\text{g}}$ could always be adjusted to compensate for this error.

But note however that closed-loop gain stability is a very important consideration in most applications. Closed-loop gain instability is produced primarily by variations in open-loop gain due to changes in temperature, loading, and so forth.

$$\frac{\Delta G_{\text{CL}}}{G_{\text{CL}}} \approx \frac{\Delta A_{\text{vol}}}{A_{\text{vol}}} \times \frac{1}{A_{\text{vol}}\beta}$$

Eq. 1-12

From Eq. 1-12, any variation in open-loop gain ($\Delta A_{\text{vol}}$) is reduced by the factor $A_{\text{vol}}\beta$, insofar as the effect on closed-loop gain. This improvement in closed-loop gain stability is one of the important benefits of negative feedback.

**Loop Gain**

The product $A_{\text{vol}}\beta$, which occurs in the above equations, is called loop gain, a well-known term in feedback theory. The improvement in closed-loop performance due to negative feedback is, in nearly every case, proportional to loop gain.

The term “loop gain” comes from the method of measurement. This is done by breaking the closed feedback loop at the op amp output, and measuring the total gain around the loop. In Figure 1-6 for example, this could be done between the amplifier output and the feedback path (see arrows). To a first

\(^4\) Some early discussions of this finite gain error appear in References 4 and 5. Terman uses the open-loop gain symbol of $A$, as we do today. West uses Harold Black’s original notation of $\mu$ for open-loop gain. The form of Eq. 1-9 is identical to Terman’s (or to West’s, substituting $\mu$ for $A$).
approximation, closed-loop output impedance, linearity, and gain stability are all reduced by $A_{\text{VOL}}\beta$ with the use of negative feedback.

Another useful approximation is developed as follows. A rearrangement of Eq. 1-9 is:

$$\frac{A_{\text{VOL}}}{G_{\text{CL}}} = 1 + A_{\text{VOL}}\beta$$

Eq. 1-13

So, for high values of $A_{\text{VOL}}\beta$,

$$\frac{A_{\text{VOL}}}{G_{\text{CL}}} \approx A_{\text{VOL}}\beta$$

Eq. 1-14

Consequently, in a given feedback circuit the loop gain, $A_{\text{VOL}}\beta$, is approximately the numeric ratio (or difference, in dB) of the amplifier open-loop gain to the circuit closed-loop gain.

This loop gain discussion emphasizes that, indeed, loop gain is a very significant factor in predicting the performance of closed-loop operational amplifier circuits. The open-loop gain required to obtain an adequate amount of loop gain will, of course, depend on the desired closed-loop gain.

For example, using Eq. 1-14, an amplifier with $A_{\text{VOL}} = 20,000$ will have an $A_{\text{VOL}}\beta \approx 2000$ for a closed-loop gain of 10, but the loop gain will be only 20 for a closed-loop gain of 1000. The first situation implies an amplifier-related gain error on the order of $\approx 0.05\%$, while the second would result in about 5% error. Obviously, the higher the required gain, the greater will be the required open-loop gain to support an $A_{\text{VOL}}\beta$ for a given accuracy.

**Frequency Dependence of Loop Gain**

Thus far, it has been assumed that amplifier open-loop gain is independent of frequency. Unfortunately, this isn’t the case. Leaving the discussion of the effect of open-loop response on bandwidth and dynamic errors until later, let us now investigate the general effect of frequency response on loop gain and static errors.

The open-loop frequency response for a typical operational amplifier with superimposed closed-loop amplifier response for a gain of 100 (40 dB), illustrates graphically these results in Figure 1-7. In these Bode plots, subtraction on a logarithmic scale is equivalent to normal division of numeric data. Today, op amp open-loop gain and loop gain parameters are typically given in dB terms, thus this display method is convenient.

A few key points evolve from this graphic figure, which is a simulation involving two hypothetical op amps, both with a dc/low frequency gain of 100 dB (100 kV/V). The first has a gain-bandwidth of 1 MHz, while the gain-bandwidth of the second is 10 MHz.

- The open-loop gain $A_{\text{VOL}}$ for the two op amps is noted by the two curves marked 1 MHz and 10 MHz, respectively. Note that each has a –3 dB corner frequency associated with it, above which the open-loop gain falls at 6 dB/octave. These corner frequencies are marked at 10 Hz and 100 Hz, respectively, for the two op amps.
- At any frequency on the open-loop gain curve, the numeric product of gain $A_{\text{VOL}}$ and frequency, $f$, is a constant (10,000 V/V at 100 Hz equates to 1 MHz). This, by definition, is characteristic of a constant gain-bandwidth product amplifier. All voltage feedback op amps behave in this manner.

\[^{5}\text{The log-log displays of amplifier gain (and phase) versus frequency are called Bode plots. This graphic technique for display of feedback amplifier characteristics, plus definitions for feedback amplifier stability were pioneered by Hendrick W. Bode of Bell Labs (see Reference 6).}\]
- $A_{\text{VOL}} \beta$ in dB is the difference between open-loop gain and closed-loop gain, as plotted on log-log scales. At the lower frequency point marked, $A_{\text{VOL}} \beta$ is thus 60 dB.

- $A_{\text{VOL}} \beta$ decreases with increasing frequency, due to the decrease of $A_{\text{VOL}}$ above the open-loop corner frequency. At 100 Hz for example, the 1 MHz gain-bandwidth amplifier shows an $A_{\text{VOL}} \beta$ of only 80 db – 40 db = 40 dB.

- $A_{\text{VOL}} \beta$ also decreases for higher values of closed-loop gain. Other, higher closed-loop gain examples (not shown) would decrease $A_{\text{VOL}} \beta$ to less than 60 dB at low frequencies.

- $G_{\text{CL}}$ depends primarily on the ratio of the feedback components, $Z_R$ and $Z_G$, and is relatively independent of $A_{\text{VOL}}$ (apart from the errors discussed above, which are inversely proportional to $A_{\text{VOL}} \beta$). In this example $1/\beta$ is 100, or 40 dB, and is so marked at 10 Hz. Note that $G_{\text{CL}}$ is flat with increasing frequency, up until that frequency where $G_{\text{CL}}$ intersects the open-loop gain curve, and $A_{\text{VOL}} \beta$ drops to zero.

- At this point where the closed-loop and open-loop curves intersect, the loop gain is by definition zero, which implies that beyond this point there is no negative feedback. Consequently, closed-loop gain is equal to open-loop gain for further increases in frequency.

- Note that the 10 MHz gain-bandwidth op amp allows a 10x increase in closed-loop bandwidth, as can be noted from the -3 dB frequencies; that is 100 kHz versus 10 kHz for the 10 MHz versus the 1 MHz gain-bandwidth op amp.

Figure 1-7 illustrates that the high open-loop gain figures typically quoted for op amps can be somewhat misleading. As noted, beyond a few Hz, the open-loop gain falls at 6 dB/octave. Consequently, closed-loop gain stability, output impedance, linearity and other parameters dependent upon loop gain are degraded at higher frequencies. One of the reasons for having dc gain as high as 100 dB and bandwidth as wide as several MHz, is to obtain adequate loop gain at frequencies even as low as 100 Hz.
A direct approach to improving loop gain at high frequencies, other than by increasing open-loop gain, is to increase the amplifier open-loop bandwidth. Figure 1-7 shows this in terms of two simple examples. It should be borne in mind however that op amp gain-bandwidths available today extend to the hundreds of MHz, allowing video and high-speed communications circuits to fully exploit the virtues of feedback.

**Op Amp Common-Mode Dynamic Range(s)**

As a point of departure from the idealized circuits above, some practical basic points are now considered. Among the most evident of these is the allowable input and output dynamic ranges afforded in a real op amp. This obviously varies with not only the specific device, but also the supply voltage. While we can always optimize this performance point with device selection, more fundamental considerations come first.

Any real op amp will have a finite voltage range of operation, at both input and output. In modern system designs, supply voltages are dropping rapidly, and 3 V – 5 V total supply voltages are now common. This is a far cry from supply systems of the past, which were typically ±15 V (30 V total). Obviously, if designs are to accommodate a 3 V – 5 V supply, careful consideration must be given to maximizing dynamic range, by choosing a correct device. Choosing a device will be in terms of exact specifications, but first and foremost it should be in terms of the basic topologies used within it.

**Output Dynamic Range**

Figure 1-8 is a general illustration of the limitations imposed by input and output dynamic ranges of an op amp, related to both supply rails. Any op amp will always be powered by two supply potentials, indicated by the positive rail, +Vs, and the negative rail, −Vs. We will define the op amp’s input and output CM range in terms of how closely it can approach these two rail voltage limits.

![Figure 1-8: Op amp input and output common-mode ranges](image)

At the output, V_{OUT} has two rail-imposed limits, one high or close to +Vs, and one low, or close to −Vs. Going high, it can range from an upper saturation limit of +Vs − V_{SAT(HI)} as a positive maximum. For example if +Vs is 5 V, and V_{SAT(HI)} is 100 mV, the upper V_{OUT} limit or positive maximum is 4.9 V. Similarly, going low it can range from a lower saturation limit of −Vs + V_{SAT(LO)}. So, if −Vs is ground (0 V) and V_{SAT(HI)} is 50 mV, the lower limit of V_{OUT} is simply 50 mV.

Obviously, the internal design of a given op amp will impact this output CM dynamic range, since, when so necessary, the device itself must be designed to minimize both V_{SAT(HI)} and V_{SAT(LO)}, to maximize the output dynamic range. Certain types of op amp structures are so designed, and these are generally associated with designs expressly for single-supply systems. This is covered in detail later within the chapter.
**Input Dynamic Range**

At the input, the CM range useful for $V_{\text{IN}}$ also has two rail-imposed limits, one high or close to $+V_S$, and one low, or close to $-V_S$. Going high, it can range from an upper CM limit of $+V_S - V_{\text{CM(HI)}}$ as a positive maximum. For example, again using the $+V_S = 5 \text{ V}$ example case, if $V_{\text{CM(HI)}}$ is 1 V, the upper $V_{\text{IN}}$ limit or positive CM maximum is $+V_S - V_{\text{CM(HI)}}$, or 4 V.

Figure 1-9 illustrates by way of a hypothetical op amp’s data how $V_{\text{CM(HI)}}$ could be specified, as shown in the upper curve. This particular op amp would operate for $V_{\text{CM}}$ inputs *lower* than the curve shown.

![Graphical display of op amp input common mode range](image)

Figure 1-9: A graphical display of op amp input common mode range

In practice the input CM range of real op amps is typically specified as a *range of voltages*, not necessarily referenced to $+V_S$ or $-V_S$. For example, a typical $\pm 15 \text{ V}$ operated dual supply op amp would be specified for an operating CM range of $\pm 13 \text{ V}$. Going low, there will also be a lower CM limit. This can be generally expressed as $-V_S + V_{\text{CM(LO)}}$, which would appear in a graph such as Figure 1-9 as the lower curve, for $V_{\text{CM(LO)}}$. If this were again a $\pm 15 \text{ V}$ part, this could represent typical performance.

To use a single-supply example, for the $-V_S = 0 \text{ V}$ case, if $V_{\text{CM(LO)}}$ is 100 mV, the lower CM limit will be $0 \text{ V} + 0.1 \text{ V}$, or simply 0.1 V. Although this example illustrates a lower CM range within 100 mV of $-V_S$, it is actually much more typical to see single-supply devices with lower or upper CM ranges, which *include* the supply rail.

In other words, $V_{\text{CM(LO)}}$ or $V_{\text{CM(HI)}}$ is 0 V. There are also single-supply devices with CM ranges that include *both* rails. More often than not, however, single-supply devices will not offer graphical data such as Figure 1-9 for CM limits, but will simply cover performance with a tabular range of specified voltage.
Chapter One

**Functionality Differences of Dual-Supply and Single-Supply Devices**

There are two major classes of op amps, the choice of which determines how well the selected part will function in a given system. Traditionally, many op amps have been designed to operate on a dual power supply system, which has typically been ±15 V. This custom has been prevalent since the earliest IC op amps days, dating back to the mid-sixties. Such devices can accommodate input/output ranges of ±10 V (or slightly more), but when operated on supplies of appreciably lower voltage, for example ±5 V or less, they suffer either loss of performance, or simply don’t operate at all. This type of device is referenced here as a *dual-supply* op amp design. This moniker indicates that it performs optimally on dual voltage systems only, typically ±15 V. It may or may not also work at appreciably lower voltages.

Figure 1-10 illustrates in a broad overview the relative functional performance differences that distinguish the dual-supply versus single-supply op amp classes. This table is arranged to illustrate various general performance parameters, with an emphasis on the contrast between single- and dual-supply devices. Which particular performance area is more critical will determine which type of device will be the better system choice.

```
<table>
<thead>
<tr>
<th>PERFORMANCE PARAMETER</th>
<th>DUAL SUPPLY</th>
<th>SINGLE SUPPLY</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUPPLY LIMITATIONS</td>
<td>Best &gt;10V, Limited &lt;10V</td>
<td>Best &lt;10V, Limited &gt;10V</td>
</tr>
<tr>
<td>OUTPUT V RANGE</td>
<td>- Limited</td>
<td>+ Greatest</td>
</tr>
<tr>
<td>INPUT V RANGE</td>
<td>- Limited</td>
<td>+ Greatest</td>
</tr>
<tr>
<td>TOTAL DYNAMIC RANGE</td>
<td>+ Greatest</td>
<td>- Least</td>
</tr>
<tr>
<td>V &amp; I OUTPUT</td>
<td>+ Greater</td>
<td>- Less</td>
</tr>
<tr>
<td>PRECISION</td>
<td>+ Greatest</td>
<td>- Less (growing)</td>
</tr>
<tr>
<td>LOAD IMMUNITY</td>
<td>+ Greatest</td>
<td>- Least</td>
</tr>
<tr>
<td>VARIETY AVAILABLE</td>
<td>+ Greater</td>
<td>- Less (growing)</td>
</tr>
</tbody>
</table>
```

Figure 1-10: Comparison of relative functional performance differences between single and dual-supply op amps

More recently, with increasing design attention to lower overall system power and the use of single rail power, the single-supply op amp has come into vogue. This has not been without good reason, as the virtues of using single supply rails can be quite compelling. A review of Figure 1-10 illustrates key points of the dual versus single supply op amp question.

In terms of *supply voltage limitations*, there is a crossover region in terms of overall utility, which occurs around 10 V of total supply voltage.

For example, single-supply devices tend to excel in terms of their *input and output voltage dynamic ranges*. Note that in Figure 1-10 a maximum range is stated as a percentage of available supply. Single-supply parts operate better in this regard, because they are internally designed to maximize these respective ranges. For example, it is not unusual for a device operating from 5 V to swing 4.8 V at the output, and so on.

But, rather interestingly, such devices are also usually restricted to lower supply ranges (only), so their upper dynamic range in absolute terms is actually more limited. For example, a traditional ±15 V
dual-supply device can typically swing 20 V p-p, or more than four times that of a 5 V single-supply part. If the total dynamic range is considered (assuming an identical input noise), the dual-supply operated part will have four times (or 12 dB) greater dynamic range than that of the 5 V operated part. Or, stated in another way, the input errors of a real part such as noise, drift, and so forth, become four times more critical (relatively speaking), when the output dynamic range is reduced by a factor of 4. Note that these comparisons do not involve any actual device specifications, they are simply system-based observations. Device specifications are covered later in this chapter.

In terms of total voltage and current output, dual-supply parts tend to offer more in absolute terms, since single-supply parts are usually designed not just for low operating voltage ranges, but also for more modest current outputs.

In terms of precision, the dual-supply op amp has long been favored by designers for highest overall precision. However, this status quo is now beginning to be challenged, by such single-supply parts as the truly excellent chopper-stabilized op amps. With more and more new op amps being designed for single-supply use, high precision is likely to become an ever-increasing strength of this category.

Load immunity is often an application problem with single-supply parts, as many of them use common-emitter or common-source output stages, to maximize signal swing. Such stages are typically much more load sensitive than the classic common-collector stages generally used in dual-supply op amps.

There is now a greater variety of dual-supply op amps available. However, this is at least in part due to the ~30-year head start they have been enjoying. Currently, new op amp designs are increasingly oriented around one or more aspects of single-supply compatibility, with strong trends toward lower supply voltages, smaller packages, and so forth.

**Device Selection Drivers**

As the op amp design process is begun, it is useful to keep in mind the fact that there are several selection drivers, which can dictate priorities. This is illustrated by Figure 1-11.

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>PERFORM</th>
<th>PACKAGE</th>
<th>MARKET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single, Dual, Quad</td>
<td>Precision</td>
<td>Type</td>
<td>Cost</td>
</tr>
<tr>
<td>Single Or Dual Supply</td>
<td>Speed</td>
<td>Size</td>
<td>Availability</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>Distortion, Noise</td>
<td>Footprint</td>
<td></td>
</tr>
<tr>
<td>Low Bias Current</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1-11: Some op amp selection drivers

Actually, any single heading along the top of this chart can, in fact, be the dominant selection driver and take precedence over all of the others. In the early days of op amp design, when such things as supply range, package type, and so forth, were fairly narrow in spread, performance was usually the major driver. Of course, it is still very much so and will always be. But, today’s systems are much more compact and lower in power, so things like package type, size, supply range, and multiple devices can often be major drivers of selection. As one example, if the only available supply voltage is 3 V, look at 3 V compatible devices first, and then fill other performance parameters as you can.
Chapter One

As another example, one coming from another perspective, sometimes all-out performance can drive everything else. An ultralow, non-negotiable input current requirement can drive not only the type of amplifier, but also its package (a FET input device in a glass-sealed hermetic package may be optimum). Then, everything else follows from there. Similarly, high power output may demand a package capable of several watts dissipation; in which case, find the power handling device and package first, and then proceed accordingly.

At this point, the concept of these “selection drivers” is still quite general. The following sections of the chapter introduce device types, which supplement this with further details of a realistic selection process.

Classic Cameo

Ray Stata Publications Establish ADI Applications Work

In January of 1965 Analog Devices Inc. (ADI) was founded by Matt Lorber and Ray Stata. Operating initially from Cambridge, MA, modular op amps were the young ADI’s primary product. In those days, Ray Stata did more than administrative tasks. He served in sales and marketing roles, and wrote many op amp applications articles. Even today, some of these are still available to ADI customers.

One very early article set was a two part series done for Electromechanical Design, which focused on clear, down-to-earth explanation of op amp principles.¹

A second article for the new ADI publication Analog Dialogue was titled “Operational Integrators,” and outlined various errors that plague integrators (including capacitor errors).²

A third impact article was also done for Analog Dialogue, titled “User’s Guide to Applying and Measuring Operational Amplifier Specifications.”³ As the title denotes, this was a comprehensive guide to aid the understanding of op amp specifications, and also showed how to test them.

Ray authored an Applications Manual for the 201, 202, 203 and 210 series of chopper op amps.⁴

Ray was also part of the EEE “Speaks Out” series of article-interviews, where he outlined some of the subtle ways that op amp specs and behavior can trap unwary users (above photo from that article).⁵

Although ADI today makes many other products, those early op amps were the company’s roots.

² Ray Stata, “Operational Integrators,” Analog Dialogue, Vol. 1, No. 1, April, 1967. See also ADI AN357.
⁵ “Ray Stata Speaks Out on ‘What’s Wrong with Op Amp Specs’,” EEE, July 1968.
References: Introduction


2. Walter Borlase, An Introduction to Operational Amplifiers (Parts 1–3), September 1971, Analog Devices Seminar Notes, Analog Devices, Inc.


The previous section examined op amps without regard to their internal circuitry. In this section the two basic op amp topologies—voltage feedback (VFB) and current feedback (CFB)—are discussed in more detail, leading up to a detailed discussion of the actual circuit structures in Section 1-3.

![DIAGRAM: Voltage feedback (VFB) op amp](Figure 1-12: Voltage feedback (VFB) op amp)

Although not explicitly stated, the previous section focused on the voltage feedback op amp and the related equations. In order to reiterate, the basic voltage feedback op amp is repeated here in Figure 1-12 (without the feedback network) and in Figure 1-13 (with the feedback network).

![DIAGRAM: Voltage feedback op amp with feedback network connected](Figure 1-13: Voltage feedback op amp with feedback network connected)

It is important to note that the error signal developed because of the feedback network and the finite open-loop gain $A(s)$ is in fact a small voltage, $v$. 
Current Feedback Amplifier Basics

The basic current feedback amplifier topology is shown in Figure 1-14. Notice that within the model, a unity gain buffer connects the noninverting input to the inverting input. In the ideal case, the output impedance of this buffer is zero ($R_O = 0$), and the error signal is a small current, $i$, which flows into the inverting input. The error current, $i$, is mirrored into a high impedance, $T(s)$, and the voltage developed across $T(s)$ is equal to $T(s) \cdot i$. (The quantity $T(s)$ is generally referred to as the open-loop transimpedance gain.)

This voltage is then buffered and connected to the op amp output. If $R_O$ is assumed to be zero, it is easy to derive the expression for the closed-loop gain, $V_{OUT}/V_{IN}$, in terms of the $R_1$-$R_2$ feedback network and the open-loop transimpedance gain, $T(s)$. The equation can also be derived quite easily for a finite $R_O$, and Figure 1-14 gives both expressions.

At this point it should be noted that current feedback op amps are often called transimpedance op amps, because the open-loop transfer function is in fact an impedance as described above. However, the term transimpedance amplifier is often applied to more general circuits such as current-to-voltage (I/V) converters, where either CFB or VFB op amps can be used. Therefore, some caution is warranted when the term transimpedance is encountered in a given application. On the other hand, the term current feedback op amp is rarely confused and is the preferred nomenclature when referring to op amp topology.

From this simple model, several important CFB op amp characteristics can be deduced.

- Unlike VFB op amps, CFB op amps do not have balanced inputs. Instead, the noninverting input is high impedance, and the inverting input is low impedance.
- The open-loop gain of CFB op amps is measured in units of $\Omega$ (transimpedance gain) rather than $V/V$ as for VFB op amps.
- For a fixed value feedback resistor $R_2$, the closed-loop gain of a CFB can be varied by changing $R_1$, without significantly affecting the closed-loop bandwidth. This can be seen by examining the simplified equation in Figure 1-14. The denominator determines the overall frequency response; and if $R_2$ is constant, then $R_1$ of the numerator can be changed (thereby changing the gain) without affecting the denominator—hence the bandwidth remains relatively constant.
The CFB topology is primarily used where the ultimate in high speed and low distortion is required. The fundamental concept is based on the fact that in bipolar transistor circuits currents can be switched faster than voltages, all other things being equal. A more detailed discussion of CFB op amp ac characteristics can be found in Section 1-5.

Figure 1-15 shows a simplified schematic of an early IC CFB op amp, the AD846—introduced by Analog Devices in 1988 (see Reference 1). Notice that full advantage is taken of the complementary bipolar (CB) process which provides well matched high f, PNP and NPN transistors.

Transistors Q1–Q2 buffer the noninverting input (Pin 3) and drive the inverting input (Pin 2). Q5–Q6 and Q7–Q8 act as current mirrors that drive the high impedance node. The $C_{\text{COMP}}$ capacitor provides the dominant pole compensation; and Q9, Q10, Q11, and Q12 comprise the output buffer. In order to take full advantage of the CFB architecture, a high speed complementary bipolar (CB) IC process is required. With modern IC processes, this is readily achievable, allowing direct coupling in the signal path of the amplifier.

However, the basic concept of current feedback can be traced all the way back to early vacuum tube feedback circuitry, which used negative feedback to the input tube cathode. This use of the cathode for feedback would be analogous to the CFB op amp’s low impedance (–) input, in Figure 1-15.
**Chapter One**

**Current Feedback Using Vacuum Tubes**

Figure 1-16 is an adaptation from a 1937 article on feedback amplifiers by Frederick E. Terman (see Reference 2). Notice that the ac-coupled R2 feedback resistor for this two-stage amplifier is connected to the low impedance cathode of T1, the pentode vacuum tube input stage. Similar examples of early tube circuits using cathode feedback can be found in Reference 3.

![Figure 1-16: A 1937 vacuum tube feedback circuit designed by Frederick E. Terman, using current feedback to the low impedance input cathode (adapted from Reference 2)](image)

Dc-coupled op amp design using vacuum tubes was difficult for numerous reasons. One reason was a lack of suitable level shifters. Multistage op amps either required extremely high supply voltages or suffered gain loss because of resistive level shifters. In a 1941 article, Stewart E. Miller describes how to use gas discharge tubes as level shifters in several vacuum tube amplifier circuits (see Reference 4). A circuit of particular interest is shown in Figure 1-17.

In the Figure 1-17 reproduction of Miller’s circuit, the R2 feedback resistor and the R1 gain setting resistor are labeled for clarity, and it can be seen that feedback is to the low impedance cathode of the input tube. The author suggests that the closed-loop gain of the amplifier can be adjusted from 72 dB–102 dB, by varying the R1 gain-setting resistor from 37.4 Ω to 1.04 Ω.

What is really interesting about the Miller circuit is its frequency response, which is reproduced in Figure 1-18. Notice that the closed-loop bandwidth is nearly independent of the gain setting, and the circuit certainly does not exhibit a constant gain-bandwidth product as would be expected for a traditional VFB op amp.

For a gain of 72 dB, the bandwidth is about 30 kHz, and for a gain of 102 dB (30 dB increase), the bandwidth only drops to ~15 kHz. With a 72 dB gain at 30 kHz VFB op amp, bandwidth would be expected to drop 5 octaves to ~0.9 kHz for 102 dB of gain.
To clarify this point on bandwidth, a standard VFB op amp 6 dB/octave (20 dB/decade) slope has been added to Figure 1-18 for reference. Although there is no mention of the significance of this within the text of the actual article, it nevertheless illustrates a popular application of CFB behavior, in the design of high speed programmable gain amplifiers with relatively constant bandwidth.
Chapter One

When transistor circuits ultimately replaced vacuum tube circuits between the late 1950s and the mid-1960s, the current feedback architecture became popular for certain high speed op amps. Figure 1-19 shows a fast-settling op amp designed at Bell Labs in 1965, for use as a building block in high speed A/D converters (see Reference 5).

![Figure 1-19: A 1965 solid-state current feedback op amp design from Bell Labs](https://example.com/FIG1-19.png)

The circuit shown is a composite amplifier containing a high speed ac amplifier (shown inside the dotted outline) and a separate dc servo amplifier loop (not shown). The feedback resistor R2 is ac coupled to the low impedance emitter of transistor Q1. The circuit design was somewhat awkward because of the lack of good high frequency PNP transistors, and it also required zener diode level shifters, and nonstandard supplies.

Hybrid circuit manufacturing technology, which was well established by the 1980s, allowed the use of fast, relatively well-matched NPN and PNP transistors, to realize CFB op amps. The Analog Devices’ AD9610 and AD9611 hybrids were good examples of these devices introduced in the mid-1980s.

With the development of high speed complementary bipolar IC processes in the 1980s (see Reference 6) it became possible to realize completely dc-coupled current feedback op amps using PNP and NPN transistors such as the Analog Devices’ AD846, introduced in 1988 (Figure 1-15). Device matching and clever circuit design techniques give these modern IC CFB op amps excellent ac and dc performance without a requirement for separate level shifters, awkward supply voltages, or separate dc servo loops.

Various patents have been issued for these types of designs (see References 7 and 8, for example), but it should be remembered that the fundamental concepts were established decades earlier.
References: Op Amp Topologies


This section describes op amps in terms of their structures, and Section 1-4 discusses op amp specifications. It is hard to decide which to discuss first, since discussion of specifications, to be useful, entails reference to structures, and discussion of structures likewise requires reference to the performance feature that they are intended to optimize.

Since the majority of readers will have at least some familiarity with operational amplifiers and their specifications, we shall discuss structures first, and assume that readers will have at least a first-order idea of the definitions of the various specifications. Where this assumption proves ill-founded, the reader should look ahead to the next section to verify any definitions required.

Because single-supply devices permeate practically all modern system designs, the related design issues are integrated into the following op amp structural discussions.

**Single-Supply Op Amp Issues**

Over the last several years, single-supply operation has become an increasingly important requirement because of market demands. Automotive, set-top box, camera/camcorder, PC, and laptop computer applications are demanding IC vendors to supply an array of linear devices that operate on a single-supply rail, with the same performance of dual supply parts. Power consumption is now a key parameter for line or battery-operated systems, and in some instances, more important than cost. This makes low voltage/low supply current operation critical; at the same time, however, accuracy and precision requirements have forced IC manufacturers to meet the challenge of “doing more with less” in their amplifier designs.

In a single-supply application, the most immediate effect on the performance of an amplifier is the reduced input and output signal range. As a result of these lower input and output signal excursions, amplifier circuits become more sensitive to internal and external error sources. Precision amplifier offset voltages on the order of 0.1 mV are less than a 0.04 LSB error source in a 12-bit, 10 V full-scale system. In a single-supply system, however, a “rail-to-rail” precision amplifier with an offset voltage of 1 mV represents a 0.8 LSB error in a 5 V full-scale system (or 1.6 LSB for 2.5 V full-scale).

To keep battery current drain low, larger resistors are usually used around the op amp. Since the bias current flows through these larger resistors, they can generate offset errors equal to or greater than the amplifier’s own offset voltage.

Gain accuracy in some low voltage single-supply devices is also reduced, so device selection needs careful consideration. Many amplifiers with ~120 dB open-loop gains typically operate on dual supplies—for example OP07 types. However, many single-supply/rail-to-rail amplifiers for precision applications typically have open-loop gains between 25,000 and 30,000 under light loading (>10 kΩ). Selected devices, like the OP113/OP213/OP413 family, do have high open-loop gains (>120 dB), for use in demanding applications. Another example would be the AD855x chopper-stabilized op amp series.

Many trade-offs are possible in the design of a single-supply amplifier circuit—speed versus power, noise versus power, precision versus speed and power, and so forth. Even if the noise floor remains constant (highly unlikely), the signal-to-noise ratio will drop as the signal amplitude decreases.
Besides these limitations, many other design considerations that are otherwise minor issues in dual-supply amplifiers now become important. For example, signal-to-noise (SNR) performance degrades as a result of reduced signal swing. “Ground reference” is no longer a simple choice, as one reference voltage may work for some devices, but not others. Amplifier voltage noise increases as operating supply current drops, and bandwidth decreases. Achieving adequate bandwidth and required precision with a somewhat limited selection of amplifiers presents significant system design challenges in single-supply, low power applications.

Most circuit designers take “ground” reference for granted. Many analog circuits scale their input and output ranges about a ground reference. In dual-supply applications, a reference that splits the supplies (0 V) is very convenient, as there is equal supply headroom in each direction, and 0 V is generally the voltage on the low impedance ground plane.

In single-supply/rail-to-rail circuits, however, the ground reference can be chosen anywhere within the supply range of the circuit, since there is no standard to follow. The choice of ground reference depends on the type of signals processed and the amplifier characteristics. For example, choosing the negative rail as the ground reference may optimize the dynamic range of an op amp whose output is designed to swing to 0 V. On the other hand, the signal may require level shifting in order to be compatible with the input of other devices (such as ADCs) that are not designed to operate at 0 V input.

Very early single-supply “zero-in, zero-out” amplifiers were designed on bipolar processes, which optimized the performance of the NPN transistors. The PNP transistors were either lateral or substrate PNPs with much less bandwidth than the NPNs. Fully complementary processes are now required for the new breed of single-supply/rail-to-rail operational amplifiers. These new amplifier designs don’t use lateral or substrate PNP transistors within the signal path, but incorporate parallel NPN and PNP input stages to accommodate input signal swings from ground to the positive supply rail. Furthermore, rail-to-rail output stages are designed with bipolar NPN and PNP common-emitter, or N-channel/P-channel common-source amplifiers whose collector-emitter saturation voltage or drain-source channel resistance determine output signal swing as a function of the load current.

The characteristics of a single-supply amplifier input stage (common-mode rejection, input offset voltage and its temperature coefficient, and noise) are critical in precision, low voltage applications. Rail-rail input operational amplifiers must resolve small signals, whether their inputs are at ground, or in some cases near the amplifier’s positive supply. Amplifiers having a minimum of 60 dB common-mode rejection over the entire input common-mode voltage range from 0 V to the positive supply are good candidates. It is not necessary that amplifiers maintain common-mode rejection for signals beyond the supply voltages. But, what is required is that they do not self-destruct for momentary overvoltage conditions. Furthermore, amplifiers that have offset voltages less than 1 mV and offset voltage drifts less than 2 µV/°C are also very good candidates for precision applications. Since input signal dynamic range and SNR are equally if not more important than output dynamic range and SNR, precision single-supply/rail-to-rail operational amplifiers should have noise levels referred-to-input (RTI) less than 5 µV p-p in the 0.1 Hz to 10 Hz band.

The need for rail-to-rail amplifier output stages is also driven by the need to maintain wide dynamic range in low supply voltage applications. A single-supply/rail-to-rail amplifier should have output voltage swings that are within at least 100 mV of either supply rail (under a nominal load). The output voltage swing is very dependent on output stage topology and load current.

Generally, the voltage swing of a good rail-to-rail output stage should maintain its rated swing for loads down to 10 kΩ. The smaller the $V_{\text{OL}}$ and the larger the $V_{\text{OH}}$, the better. System parameters, such as “zero-scale” or “full-scale” output voltage, should be determined by an amplifier’s $V_{\text{OL}}$ (for zero-scale) and $V_{\text{OH}}$ (for full-scale).
Since the majority of single-supply data acquisition systems require at least 12-to 14-bit performance, amplifiers which exhibit an open-loop gain greater than 30,000 for all loading conditions are good choices in precision applications. Single-supply op amp design issues are summarized in Figure 1-20.

- **Single Supply Offers:**
  - Lower Power
  - Battery-Operated Portable Equipment
  - Requires Only One Voltage

- **Design Trade-Offs:**
  - Reduced Signal Swing Increases Sensitivity to Errors Caused by Offset Voltage, Bias Current, Finite Open-Loop Gain, Noise, etc.
  - Must Usually Share Noisy Digital Supply
  - Rail-to-Rail Input and Output Needed to Increase Signal Swing
  - Precision Less than the best Dual Supply Op Amps but not Required for All Applications
  - Many Op Amps Specified for Single Supply, but do not have Rail-to-Rail Inputs or Outputs

**Figure 1-20: Single-supply op amp design issues**
**Op Amp Input Stages**

It is extremely important to understand input and output structures of op amps in order to properly design the required interfaces. For ease of discussion, the two can be examined separately, as there is no particular reason to relate them at this point.

**Bipolar Input Stages**

The very common and basic bipolar input stage of Figure 1-21 consists of a “long-tailed pair” built with bipolar transistors. It has a number of advantages: it is simple, has very low offset, the bias currents in the inverting and noninverting inputs are well-matched and do not vary greatly with temperature. In addition, minimizing the initial offset voltage of a bipolar op amp by laser trimming also minimizes its drift over temperature. This architecture was used in the very earliest monolithic op amps such as the µA709. It is also used with modern high speed types, like the AD829 and AD8021.

Although NPN bipolars are shown, the concept also applies with the use of PNP bipolars.

![Figure 1-21: A bipolar transistor input stage](image)

- **Low Offset**: As Low as 10µV
- **Low Offset Drift**: As Low as 0.1µV/°C
- **Temperature Stable Ib**: Well-Matched Bias Currents
- **Low Voltage Noise**: As Low as 1nV/√Hz

The AD829, introduced in 1990, is shown in Figure 1-22. This op amp uses a bipolar differential input stage, Q1–Q2, which drives a “folded cascode” gain stage which consists of a fast pair of PNP transistors, Q3–Q4 (see Reference 1). These PNPs drive a current mirror that provides the differential-to-single-ended conversion. The output stage is a two-stage complementary emitter follower.

The AD829 is a wideband video amplifier with a 750 MHz uncompensated gain-bandwidth product, and it operates on ±5 V to ±15 V supplies. For added flexibility, the AD829 provides access to the internal compensation node (C_{COMP}). This allows the user to customize frequency response characteristics for a particular application where the closed-loop gain is less than 20. The RC network connected between the output and the high impedance node helps maintain stability, when driving capacitive loads.

Input bias current is 7 µA maximum at 25°C, input voltage noise is 1.7 nV/√Hz, and input current noise is 1.5 pA/√Hz. Laser wafer trimming reduces the input offset voltage to 0.5 mV maximum for the “A” grade. Typical input offset voltage drift is 0.3 µV/°C.
In an op amp input circuit such as Figure 1-22, the input bias current is the base current of the transistors comprising the long-tailed pair, Q1–Q2. It can be quite high, especially in high speed amplifiers, because the collector currents are high. It is typically ~3 µA, for the AD829. In amplifiers where the bias current is uncompensated (as true in this case), the bias current will be equal to one-half of the Q1–Q2 emitter current, divided by the H_{FE}.

The bias current of a simple bipolar input stage can be reduced by a couple of measures. One is by means of bias current compensation, to be described further below.

Another method of reducing bias current is by the use of superbeta transistors for Q1–Q2. Superbeta transistors are specially processed devices with a very narrow base region. They typically have a current gain of thousands or tens of thousands (rather than the more usual hundreds). Op amps with superbeta input stages have much lower bias currents, but they also have more limited frequency response.

Since the breakdown voltages of superbeta devices are quite low, they also require additional circuitry to protect the input stage from damage caused by overvoltage (for example, they wouldn’t operate in the circuit of Figure 1-22).

Some examples of superbeta input bipolar op amps are the AD704/AD705/AD706 series, and the OP97/OP297/OP497 series (single, dual, quad). These devices have typical 25°C bias currents of 100 pA or less.

**Bias Current Compensated Bipolar Input Stage**

A simple bipolar input stage such as used in Figure 1-22 exhibits high bias current because the currents seen externally are in fact the base currents of the two input transistors.
Chapter One

By providing necessary bias currents via an internal current source, as in Figure 1-23, the only external current then flowing in the input terminals is the difference current between the base current and the current source, which can be quite small.

Most modern precision op amps use some means of internal bias current compensation; examples would be the familiar OP07 and OP27 series.

The well-known OP27 op amp family is good example of bias-compensated op amps (see References 2 and 3). The simplified schematic of the OP27, shown in Figure 1-24, shows that the multiple-collector transistor Q6 provides the bias current compensation for the input transistors Q1 and Q2. The “G” grade of the OP27 uses bias current compensated input stage

Figure 1-23: A bias current compensated bipolar input stage

By providing necessary bias currents via an internal current source, as in Figure 1-23, the only external current then flowing in the input terminals is the difference current between the base current and the current source, which can be quite small.

Most modern precision op amps use some means of internal bias current compensation; examples would be the familiar OP07 and OP27 series.

The well-known OP27 op amp family is good example of bias-compensated op amps (see References 2 and 3). The simplified schematic of the OP27, shown in Figure 1-24, shows that the multiple-collector transistor Q6 provides the bias current compensation for the input transistors Q1 and Q2. The “G” grade of the OP27

Figure 1-24: OP27 op amp uses bias current compensated input stage
has a maximum input bias current specification of ±80 nA at 25°C. Input voltage noise is 3 nV/√Hz, and input current noise 0.4 pA/√Hz. Offset voltage trimming by “Zener-zapping” reduces the input offset voltage of the OP27 to 50 µV maximum at 25°C for the “E” grade device (see Reference 4 for details of this trim method).

Bias-current-compensated input stages have many of the good features of the simple bipolar input stage, namely: low voltage noise, low offset, and low drift. Additionally, they have low bias current which is fairly stable with temperature. However, their current noise is not very good, and their bias current matching is poor.

These latter two undesirable side effects result from the external bias current being the difference between the compensating current source and the input transistor base current. Both of these currents inevitably have noise. Since they are uncorrelated, the two noises add in a root-sum-of-squares fashion (even though the dc currents subtract).

Since the resulting external bias current is the difference between two nearly equal currents, there is no reason why the net current should have a defined polarity. As a result, the bias currents of a bias-compensated op amp may not only be mismatched, they can actually flow in opposite directions. In most applications this isn’t important, but in some it can have unexpected effects. (For example, the droop of a sample-and-hold [SHA] built with a bias-compensated op amp may have either polarity.)

In many cases, the bias current compensation feature is not mentioned on an op amp data sheet, and a simplified schematic isn’t supplied. It is easy to determine if bias current compensation is used by examining the bias current specification. If the bias current is specified as a “±” value, the op amp is most likely compensated for bias current.

Note that this can easily be verified by examining the offset current specification (the difference in the bias currents). If internal bias current compensation exists, the offset current will be of the same magnitude as the bias current. Without bias current compensation, the offset current will generally be at least a factor of 10 smaller than the bias current. Note that these relationships generally hold, regardless of the exact magnitude of the bias currents.

It is also a well-known fact that, within an op amp application circuit, the effects of bias current on the output offset voltage of an op amp can often be cancelled by making the source resistances at the two inputs equal. However, there is an important caveat here. The validity of this practice holds true only for bipolar input op amps without bias current compensation; that is, where the input currents are well matched. In a case of an op amp using internal bias current compensation, adding an extra resistance to either input will usually make the output offset worse.

Bias Current Compensated Superbeta Bipolar Input Stage

As mentioned above, the OP97/297/OP497-series are high performance superbeta op amps, that also use input bias current compensation. As a result, their input bias currents are ±150 pA max at 25°C. Note that in this case the “±” prefix to the bias current magnitude indicates that the amplifier uses internal bias current compensation.
A simplified schematic of an OP97 (or one-quarter of the OP497) is shown in Figure 1-25. Note that the Q1–Q2 superbeta pair is protected against large destructive differential input voltages, by the use of both back-to-back diodes, and series current-limiting resistors. Note also that the Q1–Q2 superbeta pair is also protected against excessive collector voltage, by an elaborate bias and bootstrapping network.

As a result of these clamping and protection circuits, the input common-mode voltage of this op amp series can safely vary over the full range of the supply voltages used.

**Figure 1-25: The OP97, OP297 and OP497 op amp series uses superbeta input stage transistors and bias current compensation**

**FET Input Stages**

Field-Effect Transistors (FETs) have much higher input impedance than do bipolar junction transistors (BJTs) and would therefore seem to be ideal devices for op amp input stages. However, they cannot be manufactured on all bipolar IC processes, and when a process does allow their manufacture, they often have their own problems.

FETs have high input impedance, low bias current, and good high frequency performance. (In an op amp, the lower $g_m$ of the FET devices allows higher tail currents, thereby increasing the maximum slew rate.) FETs also have much lower current noise.

On the other hand, the input offset voltage of FET long-tailed pairs is not as good as the offset of corresponding BJTs, and trimming for minimum offset does not simultaneously minimize drift. A separate trim is needed for drift, and as a result, offset and drift in a JFET op amp, while good, aren’t as good as the best BJTs. A simplified trim procedure for an FET input op amp stage is shown in Figure 1-26.
It is possible to make JFET op amps with very low voltage noise, but the devices involved are very large and have quite high input capacitance, which varies with input voltage, and so a trade-off is involved between voltage noise and input capacitance.

The bias current of an FET op amp is the leakage current of the gate diffusion (or the leakage of the gate protection diode, which has similar characteristics for a MOSFET). Such leakage currents double with every 10°C increase in chip temperature so that a FET op amp bias current is one thousand times greater at 125°C than at 25°C. Obviously this can be important when choosing between a bipolar or FET input op amp, especially in high temperature applications where bipolar op amp input bias current actually decreases.

Thus far, we have spoken generally of all kinds of FETs, that is, junction (JFETs) and MOS (MOSFETs). In practice, combined bipolar/JFET technology op amps (i.e., BiFET) achieve better performance than op amps using purely MOSFET or CMOS technology. While ADI and others make high performance op amps with MOS or CMOS input stages, in general these op amps have worse offset and drift, voltage noise, high-frequency performance than the bipolar counterparts. The power consumption is usually somewhat lower than that of bipolar op amps with comparable, or even better, performance.

JFET devices require more headroom than do BJTs, since their pinch-off voltage is typically greater than a BJT’s base-emitter voltage. Consequently, they are more difficult to operate at very low power supply voltages (1–2 V). In this respect, CMOS has the advantage of requiring less headroom than JFETs.
Rail-Rail Input Stages

Today, there is common demand for op amps with input CM voltage that includes both supply rails, i.e., rail-to-rail CM operation. While such a feature is undoubtedly useful in some applications, engineers should recognize that there are still relatively few applications where it is absolutely essential. These applications should be distinguished from the many more applications where a CM range close to the supplies, or one that includes one supply, is necessary, but true input rail-to-rail operation is not.

In many single-supply applications, it is required that the input CM voltage range extend to one of the supply rails (usually ground). High side or low side current-sensing applications are examples of this. Many amplifiers can handle 0 V CM inputs, and they are easily designed using PNP differential pairs (or N-channel JFET pairs) as shown in Figure 1-27. The input CM range of such an op amp generally extends from about 200 mV below the negative rail (–V_S or ground), to about 1 V–2 V of the positive rail, +V_S.

![ Figure 1-27: PNP or N-channel JFET stages allow CM inputs to the negative rail ](image)

An input stage could also be designed with NPN transistors (or P-channel JFETs), in which case the input CM range would include the positive rail, and go to within about 1 V–2 V of the negative rail. This requirement typically occurs in applications such as high-side current sensing. The OP282/OP482 input stage uses a P-channel JFET input pair whose input CM range includes the positive rail, making it suitable for high-side sensing.

The AD823 is a dual 16 MHz (G = +1) op amp with an N-channel JFET input stage (as in Figure 1-27). A simplified schematic of the AD823 is shown in Figure 1-28. This device can operate on single-supply voltages from +3 V to +36 V. This range also allows operation on traditional ±5 V, or ±15 V dual supplies if desired. Similar devices in a related (but lower power) family include the AD820, the AD822, and the AD824.

The AD823 JFET input stage allows the input common-mode voltage to range from 200 mV below the negative supply to within about 1.5 V of the positive supply. Input offset voltage is 0.8 mV maximum at 25°C, input bias current is 25 pA maximum at 25°C, offset voltage drift is 2 µV/°C, and input voltage noise is 16 nV/√Hz. Current noise is only 1 fA/√Hz. The AD823 is laser wafer trimmed for both offset voltage and offset voltage drift as described above.

A simplified diagram of a true rail-to-rail input stage is shown in Figure 1-29. Note that this requires use of two long-tailed pairs: one of PNP bipolar transistors Q1–Q2, the other of NPN transistors Q3–Q4. Similar input stages can also be made with CMOS pairs.
It should be noted that these two pairs will exhibit different offsets and bias currents, so when the applied CM voltage changes, the amplifier input offset voltage and input bias current does also. In fact, when both current sources remain active throughout most of the entire input common-mode range, amplifier input offset voltage is the average offset voltage of the two pairs. In those designs where the current sources are alternatively switched off at some point along the input common-mode voltage, amplifier input offset voltage is dominated by the PNP pair offset voltage for signals near the negative supply, and by the NPN pair offset voltage for signals near the positive supply. As noted, a true rail-to-rail input stage can also be constructed from CMOS transistors, for example as in the case of the CMOS AD8531/AD8532/AD8534 op amp family.

Amplifier input bias current, a function of transistor current gain, is also a function of the applied input common-mode voltage. The result is relatively poor common-mode rejection (CMR), and a changing common-mode input impedance over the CM input voltage range, compared to familiar dual-supply devices. These specifications should be considered carefully when choosing a rail-to-rail input op amp, especially...
for a noninverting configuration. Input offset voltage, input bias current, and even CMR may be quite good over part of the common-mode range, but much worse in the region where operation shifts between the NPN and PNP devices, and vice versa.

True rail-to-rail amplifier input stage designs must transition from one differential pair to the other differential pair, somewhere along the input CM voltage range. Some devices like the OP191/OP291/OP491 family and the OP279 have a common-mode crossover threshold at approximately 1 V below the positive supply (where signals do not often occur). The PNP differential input stage is active from about 200mV below the negative supply to within about 1 V of the positive supply. Over this common-mode range, amplifier input offset voltage, input bias current, CMR, input noise voltage/current are primarily determined by the characteristics of the PNP differential pair. At the crossover threshold, however, amplifier input offset voltage becomes the average offset voltage of the NPN/PNP pairs and can change rapidly.

Also, as noted previously, amplifier bias currents are dominated by the PNP differential pair over most of the input common-mode range, and change polarity and magnitude at the crossover threshold when the NPN differential pair becomes active.

Op amps like the OP184/OP284/OP484 family, shown in Figure 1-30, utilize a rail-to-rail input stage design where both NPN and PNP transistor pairs are active throughout most of the entire input CM voltage range. With this approach to biasing, there is no CM crossover threshold. Amplifier input offset voltage is the average offset voltage of the NPN and the PNP stages, and offset voltage exhibits a smooth transition throughout the entire input CM range, due to careful laser trimming of input stage resistors.

![Figure 1-30: OP284 op amp simplified schematic shows true rail-to-rail input stage](image)

In the same manner, through careful input stage current balancing and input transistor design, the OP184 family input bias currents also exhibit a smooth transition throughout the entire CM input voltage range. The exception occurs at the very extremes of the input range, where amplifier offset voltages and bias currents increase sharply, due to the slight forward-biasing of parasitic p-n junctions. This occurs for input voltages within approximately 1 V of either supply rail.

When both differential pairs are active throughout most of the entire input common-mode range, amplifier transient response is faster through the middle of the common-mode range by as much as a factor of 2 for bipolar input stages and by a factor of $\sqrt{2}$ for JFET input stages. This is due to the higher transconductance of two operating input stages.
Input stage $g_m$ determines the slew rate and the unity-gain crossover frequency of the amplifier, hence response time degrades slightly at the extremes of the input common-mode range when either the PNP stage (signals approaching the positive supply rail) or the NPN stage (signals approaching the negative supply rail) are forced into cutoff. The thresholds at which the transconductance changes occur are approximately within 1 V of either supply rail, and the behavior is similar to that of the input bias currents.

In light of the many quirks of true rail-to-rail op amp input stages, applications that do require true rail-to-rail inputs should be carefully evaluated, and an amplifier chosen to ensure that its input offset voltage, input bias current, common-mode rejection, and noise (voltage and current) are suitable.

**Don’t Forget Input Overvoltage Considerations**

In order to achieve the performance levels required, it is sometimes not possible to provide complete overdrive protection within IC op amps. Although most op amps have some type of input protection, care must still be taken to prevent possible damage against both CM and differential voltage stress.

This is most likely to occur, for example, when the input signal comes from an external sensor. Rather than present a cursory discussion of this topic here, the reader is instead referred to Chapter 7, Section 7-4 for a detailed examination of this important issue.

**Output Stages**

The earliest IC op amp output stages were NPN emitter followers with NPN current sources or resistive pull-downs, as shown in Figure 1-31A. Naturally, the slew rates were greater for positive-going than they were for negative-going signals.

While all modern op amps have push-pull output stages of some sort, many are still asymmetrical, and have a greater slew rate in one direction than the other. Asymmetry tends to introduce distortion on ac signals and generally results from the use of IC processes with faster NPN than PNP transistors. It may also result in an ability of the output to approach one supply more closely than the other in terms of saturation voltage.

In many applications, the output is required to swing only to one rail, usually the negative rail (i.e., ground in single-supply systems). A pull-down resistor to the negative rail will allow the output to approach that rail (provided the load impedance is high enough, or is also grounded to that rail), but only slowly. Using an FET current source instead of a resistor can speed things up, but this adds complexity, as shown in Figure 1-31B.

---

**Figure 1-31: Some traditional op amp output stages**
With modern complementary bipolar (CB) processes, well matched high speed PNP and NPN transistors are readily available. The complementary emitter follower output stage shown in Figure 1-31C has many advantages, but the most outstanding one is the low output impedance. However, the output voltage of this stage can only swing within about one $V_{BE}$ drop of either rail. Therefore an output swing of 1 V to 4 V is typical of such a stage, when operated on a single 5 V supply.

The complementary common-emitter/common-source output stages shown in Figure 1-32A and B allow the op amp output voltage to swing much closer to the rails, but these stages have much higher open-loop output impedance than do the emitter follower-based stages of Figure 1-31C.

In practice, however, the amplifier’s high open-loop gain and the applied feedback can still produce an application with low output impedance (particularly at frequencies below 10 Hz). What should be carefully evaluated with this type of output stage is the loop gain within the application, with the load in place. Typically, the op amp will be specified for a minimum gain with a load resistance of 10 kΩ (or more). Care should be taken that the application loading doesn’t drop lower than the rated load, or gain accuracy may be lost.

It should also be noted these output stages can cause the op amp to be more sensitive to capacitive loading than the emitter-follower type. Again, this will be noted on the device data sheet, which will indicate a maximum of capacitive loading before overshoot or instability will be noted.

The complementary common emitter output stage using BJTs (Figure 1-32A) cannot swing completely to the rails, but only to within the transistor saturation voltage ($V_{CESAT}$) of the rails. For small amounts of load current (less than 100 µA), the saturation voltage may be as low as 5 mV to 10 mV, but for higher load currents, the saturation voltage can increase to several hundred mV (for example, 500 mV at 50 mA).

On the other hand, an output stage constructed of CMOS FETs (Figure 1-32B) can provide nearly true rail-to-rail performance, but only under no-load conditions. If the op amp output must source or sink substantial current, the output voltage swing will be reduced by the $I \times R$ drop across the FETs internal “on” resistance. Typically this resistance will be on the order of 100 Ω for precision amplifiers, but it can be less than 10 Ω for high current drive CMOS amplifiers.
For the above basic reasons, it should be apparent that there is no such thing as a true rail-to-rail output stage, hence the caption of Figure 1-32 (“Almost” Rail-to-Rail Output Structures). The best any op amp output stage can do is an almost rail-to-rail swing, when it is lightly loaded.

Op amps built on foundry CMOS processes have a primary advantage of low cost. Also, it is relatively straightforward to design rail-to-rail input and output stages with these CMOS devices, which will operate on low supply voltages.

Figure 1-33 shows a simplified schematic of the AD8531/AD8532/AD8534 (single/dual/quad) op amp, which is typical of these design types. The AD8531/AD8532/AD8534 operates on a single 2.7 V to 6.0 V supply and can drive 250 mA. Input offset voltage is 25 mV maximum at 25°C, and voltage noise 45 nV/√Hz.

This type of op amp is simple and cost effective, and the lack of high dc precision is often no disadvantage. To the contrary, the high output drive available can be an overriding plus, particularly in AC-coupled applications.

**Output Stage Surge Protection**

Most low speed, high precision op amps generally have output stages which are protected against short circuits to ground or to either supply. Their output current is limited to a little more than 10 mA. This has the additional advantage of minimizing self-heating of the chip (and thus minimizing dc errors due to chip temperature differentials).

If an op amp is required to deliver both high precision and a large output current, it is advisable to use a separate output stage (within the loop) to minimize self-heating of the precision op amp. A simple buffer amplifier such as the BUF04, or a section of a nonprecision op amp can be used.

Note that high speed op amps cannot have output currents limited to low values, as it would affect their slew rate and load drive ability. Thus most high speed op amps will source/sink between 50 mA–100 mA. Although many high speed op amps have internal protection for momentary shorts, their junction temperatures can be exceeded with sustained shorts. The user needs to be wary, and consult the specific device ratings.
Offset Voltage Trim Processes

The AD860x CMOS op amp family exploits the advantages of digital technology to minimize the offset voltage normally associated with CMOS amplifiers. Offset voltage trimming is done after the devices are packaged. A digital code is entered into the device to adjust the offset voltage to less than 1 mV, depending upon the grade. Wafer testing is not required, and the patented ADI technique called DigiTrim™ requires no extra pins to accomplish the function. These devices have rail-to-rail inputs and outputs (similar to Figure 1-33), and the NMOS and PMOS parallel input stages are trimmed separately using DigiTrim to minimize the offset voltage in both pairs. A functional diagram of the AD8602 DigiTrim op amp is shown in Figure 1-34.

Figure 1-34: AD8602 (1/2) CMOS op amp showing DigiTrim

DigiTrim adjusts the offset voltage by programming digitally weighted current sources. The trim information is entered through existing pins using a special digital sequence. The adjustment values can be temporarily programmed, evaluated, and readjusted for optimum accuracy before permanent adjustment is performed. After the trim is completed, the trim circuit is locked out to prevent the possibility of any accidental re-trimming by the end user.

The physical trimming, achieved by blowing polysilicon fuses, is very reliable. No extra pads or pins are required, and no special test equipment is needed to perform the trimming. The trims can be done after packaging so that assembly-related shifts can be eliminated. No testing is required at the wafer level because of high die yields.

The first devices to use this new technique are the Analog Devices’ AD8601/02/04 (single, dual, quad) rail-to-rail CMOS amplifiers. The offset is trimmed for both high and low common-mode conditions so that the offset voltage is under 500 µV over the full common-mode input voltage range. The bandwidth of the op amps is 8 MHz, slew rate is 5 V/µs, and supply current is only 640 µA per amplifier.

At this point it is useful to review the other popular trim methods. Analog Devices pioneered the use of thin film resistors and laser wafer trimming for precision amplifiers, references, data converters, and other linear ICs (see Reference 5). Up to 16-bit accuracy can be achieved with trimming, and the thin film resistors themselves are very stable with temperature and can add to the thermal stability and accuracy of
a device, even without trimming. Thin film deposition and patterning are processes that must be tightly controlled. The laser trimming systems are also quite expensive. In-package trimming is not possible, so assembly-related shifts cannot be easily compensated. Nevertheless, thin film trimming at the wafer level provides continuous fine trim resolution in precision integrated circuits where high accuracy and stability are required.

Zener zapping uses a voltage to create a metallic short circuit across the base-emitter junction of a transistor to remove a circuit element (see References 4 and 6). The base-emitter junction is commonly referred to as a zener, although the mechanism is actually avalanche breakdown of the junction. During the avalanche breakdown across the base-emitter junction, the very high current densities and localized heating generate rapid metal migration between the base and emitter connections, leading to a metallic short across the junction. With proper biasing (current, voltage, and time), this short will have a very low resistance value. If a series of these base-emitter junctions are arranged in parallel with a string of resistors, zapping selected junctions will short out portions of the resistor string, thereby adjusting the total resistance value.

It is possible to perform zener zap trimming in the packaged IC to compensate for assembly-related shifts in the offset voltage. However, trimming in the package requires extra package pins. Alternately, trimming at the wafer level requires additional probe pads. Probe pads do not scale effectively as the process features shrink. Thus, the die area required for trimming is relatively constant, regardless of the process geometries. Some form of bipolar transistor is required for the trim structures, therefore a purely MOS-based process may not have zener zap capability. The nature of the trims is discrete since each zap removes a predefined resistance value. Increasing trim resolution requires additional transistors and pads or pins, which rapidly increase the total die area and/or package cost. This technique is most cost-effective for fairly large geometry processes where the trim structures and probe pads make up a relatively small percentage of the overall die area.

It was in the process of creating the industry standard OP07 in 1975 that Precision Monolithics Incorporated pioneered zener zap trimming (Reference 6). The OP07 and other similar parts must be able to operate from over ±15 V supplies. As a result, they utilize relatively large device geometries to support the high voltage requirements, and extra probe pads don’t significantly increase die area.

Link trimming is the cutting of metal or poly-silicon links to remove a connection. In link trimming, either a laser or a high current is used to destroy a “shorted” connection across a parallel resistive element. Removing the connection increases the effective resistance of the combined element(s). Laser cutting is similar to laser trimming of thin films. The high local heat from the laser beam causes material changes that lead to a nonconductive area, effectively cutting a metal or conductive polysilicon connector.

The high-current link trim method works as an inverse to zener zapping—the conductive connection is destroyed, rather than created by a zener-zap.

Link trim structures tend to be somewhat more compact than laser trimmed resistor structures. No special processes are required in general, although the process may have to be tailored to the laser characteristics if laser cutting is used. With the high-current trimming method, testing at the wafer level may not be required if die yields are good. The laser cutting scheme doesn’t require extra contact pads, but the trim structures don’t scale with the process feature sizes. Laser cutting of links cannot be performed in the package, and requires additional probe pads on the die. In addition, it can require extra package pins for in-package high-current trims. Like zener zapping, link trimming is discrete. Resolution improvements require additional structures, increasing area and cost.

EEPROM trimming utilizes special, nonvolatile digital memory to store trim data. The stored data bits control adjustment currents through on-chip D/A converters. Memory cells and D/A converters scale with
the process feature size. In-package trimming and even trimming in the customer’s system is possible so that assembly-related shifts can be trimmed out. Testing at the wafer level is not required if yields are reasonable. No special hardware is required for the trimming beyond the normal mixed-signal tester system, although test software development may be more complicated.

Since the trims can be overwritten, it is possible to periodically reprogram the system to account for long-term drifts or to modify system characteristics for new requirements. The number of reprogram cycles possible depends on the process, and is finite. Most EEPROM processes provide enough rewrite cycles to handle routine recalibration.

This trim method does require special processing. Stored trim data can be lost under certain conditions, especially at high operating temperatures. At least one extra digital contact pad/package pin is required to input the trim data to the on-chip memory.

This technique is only available on MOS-based processes due to the very thin oxide requirements. The biggest drawback is that the on-chip D/A converters are large—often larger than the amplifier circuits they are adjusting. For this reason, EEPROM trimming is mostly used for data converter or system-level products where the trim D/A converters represent a much smaller percentage of the overall die area.

Figure 1-35 summarizes the key features of each ADI trim method. It can be seen from that all trim methods have their respective places in producing high performance linear integrated circuits.

<table>
<thead>
<tr>
<th>PROCESS</th>
<th>TRIMMED AT:</th>
<th>SPECIAL PROCESSING</th>
<th>RESOLUTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DigiTrim™</td>
<td>Wafer or Final Test</td>
<td>None</td>
<td>Discrete</td>
</tr>
<tr>
<td>Laser Trim</td>
<td>Wafer</td>
<td>Thin Film Resistor</td>
<td>Continuous</td>
</tr>
<tr>
<td>Zener Zap Trim</td>
<td>Wafer</td>
<td>None</td>
<td>Discrete</td>
</tr>
<tr>
<td>Link Trim</td>
<td>Wafer</td>
<td>Thin Film or Poly Resistor</td>
<td>Discrete</td>
</tr>
<tr>
<td>EEPROM Trim</td>
<td>Wafer or Final Test</td>
<td>EEPROM</td>
<td>Discrete</td>
</tr>
</tbody>
</table>

Figure 1-35: Summary of ADI trim processes

Op Amp Process Technologies

The wide variety of op amp processes is shown in Figure 1-36. The early 1960s op amps used standard NPN-based bipolar processes. The PNP transistors of these processes were extremely slow and were used primarily for current sources and level-shifting.

The ability to produce matching high speed PNP transistors on a bipolar process added great flexibility to op amp circuit designs. The first p-epi complementary bipolar (CB) process was introduced by ADI in the mid-1980s. The f₁s of the PNP and NPN transistors were approximately 700 MHz and 900 MHz, respectively, and had 30 V breakdowns. Since its original introduction in 1985, several additional CB processes have been developed at ADI designed for higher speeds and lower breakdowns. For example, a current 5 V CB process has 9 GHZ PNPs and 16 GHz NPNs. These CB processes are used in today’s precision op amps, as well as those requiring wide bandwidths.
The JFETs available on the Analog Devices complementary bipolar processes allow high input impedance op amps to be designed suitable for such applications as photodiode or electrometer preamplifiers. These processes are sometimes designated as **CBFET**.

CMOS op amps, generally have higher offset voltages and offset voltage drift than trimmed bipolar or BiFET op amps, however the Analog Devices DigiTrim process described above yields low offset voltage, while keeping costs low. Voltage noise for CMOS op amps tends to be larger, but the input bias current is very low. They offer low power and cost (foundry CMOS processes are typically used).

The addition of bipolar or complementary devices to a CMOS process (BiMOS or CBCMOS) adds greater flexibility, better linearity, and lower power as well as additional cost. The bipolar devices are typically used for the input stage to provide good gain and linearity, and CMOS devices for the rail-to-rail output stage.

In summary, there is no single IC process that is optimum for all op amps. Process selection and the resulting op amp design depends on the targeted applications and ultimately should be transparent to the customer.
Chapter One

References: Op Amp Structures


Most op amp specifications are largely topology independent. However, although voltage feedback and current feedback op amps have similar error terms and specifications, the application of each part warrants discussing some of the specifications separately. In the following discussions, this will be done where significant differences exist.

**Input Offset Voltage, \( V_{OS} \)**

Ideally, if both inputs of an op amp are at exactly the same voltage, the output should be at zero volts. In practice, a small differential voltage must be applied to the inputs to force the output to zero. This is known as the *input offset voltage*, \( V_{OS} \).

Input offset voltage is modeled as a voltage source, \( V_{OS} \), in series with the inverting input terminal of the op amp as shown in Figure 1-37. The corresponding output offset voltage (due to \( V_{OS} \)) is obtained by multiplying the input offset voltage by the dc noise gain of the circuit (see Figure 1-3 and Eq. 1-2).

**Ranges:**

- Chopper-Stabilized Op Amps: \(<1\mu V\)
- General-Purpose Precision Op Amps: \(50-500\mu V\)
- Best Bipolar Op Amps: \(10-25\mu V\)
- Best FET Op Amps: \(100-1,000\mu V\)
- High Speed Op Amps: \(100-2,000\mu V\)
- Untrimmed CMOS Op Amps: \(5,000-50,000\mu V\)
- DigiTrim CMOS Op Amps: \(<1,000\mu V\)

**Figure 1-37: Input offset voltage**

Chopper stabilized op amps have a \( V_{OS} \) that is less than 1 \( \mu V \) (AD8551 series), and the best precision bipolar op amps (super-beta or bias stabilized) can have offsets as low as 25 \( \mu V \) (OP177F). The very best trimmed FET types have about 100 \( \mu V \) of offset (AD8610B), and untrimmed CMOS op amps can range from 5 mV to 50 mV. However, the ADI DigiTrim CMOS op amps have offset voltages less than 1 mV (AD8605). Generally speaking, “precision” op amps will have \( V_{OS} < 0.5 \) mV, although some high speed amplifiers may be a little worse than this.
Measuring input offset voltages of a few microvolts requires that the test circuit does not introduce more error than the offset voltage itself. Figure 1-38 shows a standard circuit for measuring offset voltage. The circuit amplifies the input offset voltage by the noise gain of 1001. The measurement is made at the amplifier output using an accurate digital voltmeter. The offset referred to the input (RTI) is calculated by dividing the output voltage by the noise gain. The small source resistance seen by the inputs results in negligible bias current contribution to the measured offset voltage. For example, 2 nA bias current flowing through the 10 Ω resistor produces a 0.02 µV error referred to the input.

As simple as this circuit looks, it can give inaccurate results when testing precision op amps, unless care is taken in implementation. The largest potential error source comes from parasitic thermocouple junctions, formed where two different metals are joined. This thermocouple voltage can range from 2 µV/ºC to more than 40 µV/ºC. Note that in this circuit additional “dummy” resistors have been added to the noninverting input, in order to exactly match/balance the thermocouple junctions in the inverting input path.

The accuracy of the measurement also depends on the mechanical layout of the components and exactly how they are placed on the PC board. Keep in mind that the two connections of a component such as a resistor create two equal, but opposite polarity thermoelectric voltages (assuming they are connected to the same metal, such as the copper trace on a PC board). These will cancel each other, assuming both are at exactly the same temperature. Clean connections and short lead lengths help to minimize temperature gradients and increase the accuracy of the measurement. Note—see the Chapter 7 discussions on this general topic for more detail.

In the test circuit, airflow should be minimal so that all the thermocouple junctions stabilize at the same temperature. In some cases, the circuit should be placed in a small closed container to eliminate the effects of external air currents. The circuit should be placed flat on a surface so that convection currents flow up and off the top of the board, not across the components, as would be the case if the board were mounted vertically. Measuring the offset voltage shift over temperature is an even more demanding challenge. Placing the printed circuit board containing the amplifier being tested in a small box or plastic bag with foam insulation prevents the temperature chamber air current from causing thermal gradients across the parasitic thermocouples. If cold testing is required, a dry nitrogen purge is recommended. Localized temperature cycling of the amplifier itself using a Thermostream-type heater/cooler may be an alternative, but these units tend to generate quite a bit of airflow that can be troublesome.
Generally, the test circuit of Figure 1-38 can be made to work for many amplifiers. Low absolute values for the small resistors (such as 10 Ω) will minimize bias current induced errors. An alternate $V_{OS}$ measurement method is shown in Figure 1-39, and is suitable for cases of high and/or unequal bias currents (as in the case of current feedback op amps).

In this measurement method, an in amp is connected to the op amp input terminals through isolation resistors, and provides the gain for the measurement. The offset voltage of the in amp (measured with $S$ closed) must then be subtracted from the final $V_{OS}$ measurement. Also, the circuit shown in Figure 1-44, for measuring input bias currents, can also be used to measure input offset voltage independent of bias currents.

**Offset Adjustment (Internal Method)**

Many single op amps have pins available for optional offset null. To make use of this feature, two pins are joined by a potentiometer, and the wiper goes to one of the supplies through a resistor, as shown generally in Figure 1-40. Note that if the wiper is accidentally connected to the wrong supply, the op amp will probably be destroyed—this is a common problem, when one op amp type is replaced by another. The range of offset adjustment in a well-designed op amp is no more than two or three times the maximum $V_{OS}$ of the

- *Wiper connection may be to either $+V_S$ or $-V_S$ depending on op amp*
- $R$ values depend on op amp. Consult data sheet
- Use to null out input offset voltage, not system offsets
- There may be high gain from offset pins to output — Keep them quiet
- Nulling offset causes increase in offset temperature coefficient, approximately 4$\mu$V/°C for 1mV offset null for FET inputs

**Figure 1-40: Offset adjustment pins**
lowest grade device, in order to minimize sensitivity. Nevertheless, the voltage gain of an op amp at its offset adjustment pins may actually be greater than the gain at its signal inputs. It is therefore very important to keep these pins noise free. Note that it is never advisable to use long leads from an op amp to a remote nulling potentiometer.

As mentioned above, the offset drift of an op amp with temperature will vary with the setting of its offset adjustment. The internal adjustment terminals should therefore be used only to adjust the op amp’s own offset, not to correct any system offset errors, since doing so would be at the expense of increased temperature drift. The drift penalty for a FET input op amp is on the order of 4 µV/°C for each millivolt of nulled offset voltage. It is generally better to control offset voltage by proper device/grade selection.

**Offset Adjustment (External Methods)**

If an op amp doesn’t have offset adjustment pins (popular duals and all quads do not), and it is still necessary to adjust the amplifier and system offsets, an external method can be used. This method is also most useful if the offset adjustment is to be done with a system programmable voltage, such as a DAC.

With an inverting op amp configuration, injecting current into the inverting input is the simplest method, as shown in Figure 1-41A. The disadvantage of this method is that some increase in noise gain is possible, due to the parallel path of R3 and the potentiometer resistance. The resulting increase in noise gain may be reduced by making ±VR large enough so that the R3 value is much greater than R1||R2. Note that if the power supplies are stable and noise free, they can be used as ±VR.

Figure 1-41B shows how to implement offset trim by injecting a small offset voltage into the noninverting input. This circuit is preferred over Figure 1-41A, as it results in no noise gain increase (but it requires adding Rp). If the op amp has matched input bias currents, Rp should equal R1||R2 (to minimize the added offset voltage). Otherwise, Rp should be less than 50 Ω. For higher values, it may be advisable to bypass Rp at high frequencies.

![Figure 1-41: Inverting op amp external offset trim methods](image)

The circuit shown in Figure 1-42 can be used to inject a small offset voltage when using an op amp in the noninverting mode. This circuit works well for small offsets, where R3 can be made much greater than R1. Note that otherwise, the signal gain might be affected as the offset potentiometer is adjusted. The gain may be stabilized, however, if R3 is connected to a fixed low impedance reference voltage source, ±VR.
Input Offset Voltage Drift and Aging Effects

Input offset voltage varies with temperature, and its temperature coefficient is known as $TC_{VOS}$, or more commonly, drift. As we have mentioned, offset drift is affected by offset adjustments to the op amp, but when it has been minimized, it may be as low as 0.1 µV/°C (typical value for OP177F). More typical drift values for a range of general purpose precision op amps lie in the range 1–10 µV/°C. Most op amps have a specified value of $TC_{VOS}$, but instead, some have a second value of maximum $V_{OS}$ that is guaranteed over the operating temperature range. Such a specification is less useful, because there is no guarantee that $TC_{VOS}$ is constant or monotonic.

The offset voltage also changes as time passes, or ages. Aging is generally specified in µV/month or µV/1000 hours, but this can be misleading. Since aging is a “drunkard’s walk” phenomenon it is proportional to the square root of the elapsed time. An aging rate of 1 µV/1000 hour therefore becomes about 3 µV/year (not 9 µV/year).

Long-term stability of the OP177F is approximately 0.3 µV/month. This refers to a time period after the first 30 days of operation. Excluding the initial hour of operation, changes in the offset voltage of these devices during the first 30 days of operation are typically less than 2 µV.

Input Bias Current, $I_B$

Ideally, no current flows into the input terminals of an op amp. In practice, there are always two input bias currents, $I_{B+}$ and $I_{B-}$ (see Figure 1-43).
Values of $I_b$ range from 60 fA (about one electron every three microseconds) in the AD549 electrometer, to tens of microamperes in some high speed op amps. Op amps with simple input structures using BJT or FET long-tailed pair have bias currents that flow in one direction. More complex input structures (bias-compensated and current feedback op amps) may have bias currents that are the difference between two or more internal current sources, and may flow in either direction.

Bias current is a problem to the op amp user because it flows in external impedances and produces voltages, which add to system errors. Consider a noninverting unity gain buffer driven from a source impedance of 1 MΩ. If $I_b$ is 10 nA, it will introduce an additional 10 mV of error. This degree of error is not trivial in any system.

If the designer simply forgets about $I_b$ and uses capacitive coupling, the circuit won’t work—at all. Or, if $I_b$ is low enough, it may work momentarily while the capacitor charges, giving even more misleading results. The moral here is not to neglect the effects of $I_b$, in any op amp circuit. The same admonition goes for in amp circuits.

Input bias current (or input offset voltage) may be measured using the test circuit of Figure 1-44. To measure $I_b$, a large resistance, $R_S$, is inserted in series with the input under test, creating an apparent additional offset voltage equal to $I_b \times R_S$. If the actual $V_{OS}$ has previously been measured and recorded, the change in apparent $V_{OS}$ due to the change in $R_S$ can be determined, and $I_b$ is then easily computed. This yields values for $I_{B+}$ and $I_{B-}$. The rated value of $I_b$ is the average of the two currents, or $I_b = (I_{B+} + I_{B-})/2$.

![Figure 1-44: Measuring input bias current](image-url)

The input offset current, $I_{OS}$, may also be calculated, by taking the difference between $I_{B+}$ and $I_{B-}$, or $I_{OS} = I_{B+} - I_{B-}$. Typical useful $R_S$ values vary from 100 kΩ for bipolar op amps to 1000 MΩ for some FET input devices.

Note also that $I_{OS}$ is only meaningful where the two individual bias currents are fundamentally reasonably well-matched, to begin with. This is true for most VFB op amps. However, it wouldn’t, for example, be meaningful to speak of $I_{OS}$ for a CFB op amp, as the currents are radically unmatched.
Extremely low input bias currents must be measured by integration techniques. The bias current in question is used to charge a capacitor, and the rate of voltage change is measured. If the capacitor and general circuit leakage is negligible (this is very difficult for currents under 10 fA), the current may be calculated directly from the rate of change of the output of the test circuit. Figure 1-45 illustrates the general concept. With one switch open and the opposite closed, either $I_{B+}$ or $I_{B-}$ is measured.

\[
\Delta V_O \over \Delta t = \frac{I_B}{C} \\
I_B = C \over \Delta V_O \over \Delta t
\]

OPEN S1 TO MEASURE $I_{B+}$
OPEN S2 TO MEASURE $I_{B-}$

It should be obvious that only a premium capacitor dielectric can be used for C, for example Teflon or polypropylene types.

**Canceling the Effects of Bias Current (External to the Op Amp)**

When the bias currents of an op amp are well matched (the case with simple bipolar op amps, but not internally bias compensated ones, as noted previously), a bias compensation resistor, $R_3$, ($R_3 = R_1 || R_2$) introduces a voltage drop in the noninverting input to match and thus compensate the drop in the parallel combination of $R_1$ and $R_2$ in the inverting input. This minimizes additional offset voltage error, as in Figure 1-46.

Note that if $R_3$ is more than 1 kΩ or so, it should be bypassed with a capacitor to prevent noise pickup. Also note that this form of bias cancellation is useless where bias currents are not well-matched, and will, in fact, make matters worse.
Chapter One

Calculating Total Output Offset Error Due to $I_B$ and $V_{OS}$

The equations shown in Figure 1-47 are useful in referring all the offset voltage and induced offset voltage from bias current errors to either the input (RTI) or the output (RTO) of the op amp. The choice of RTI or RTO is a matter of preference.

\[
\text{OFFSET (RTO)} = V_{OS} \left[ 1 + \frac{R_2}{R_1} \right] + I_{B+} \cdot R_3 \left[ 1 + \frac{R_2}{R_1} \right] - I_{B-} \cdot R_2
\]

\[
\text{OFFSET (RTI)} = V_{OS} + I_{B+} \cdot R_3 - I_{B-} \left[ \frac{R_1 \cdot R_2}{R_1 + R_2} \right]
\]

For bias current cancellation:

\[
\text{OFFSET (RTI)} = V_{OS} \quad \text{IF } I_{B+} = I_{B-} \quad \text{AND } R_3 = \frac{R_1 \cdot R_2}{R_1 + R_2}
\]

Figure 1-47: Op amp total offset voltage model

The RTI value is useful in comparing the cumulative op amp offset error to the input signal. The RTO value is more useful if the op amp drives additional circuitry, to compare the net errors with that of the next stage. In any case, the RTO value is obtained by multiplying the RTI value by the stage noise gain, which is $1 + \frac{R_2}{R_1}$.

Before departing the topic of offset errors, some simple rules towards minimization might bear repetition:

- Keep input/feedback resistance values low, to minimize offset voltage due to bias current effects.
- Use a bias compensation resistance with VFB op amps *not* using internal bias compensation. Bypass this resistance, for lowest noise pickup.
- If a VFB op amp *does* use internal bias current compensation, *don’t* use the compensation resistance.
- When necessary, use external offset trim networks, for lowest induced drift.
- Select an appropriate precision op amp specified for low offset and drift, as opposed to trimming.
- For high performance low drift circuitry, watch out for thermocouple effects and used balanced, low thermal error layouts.
**Input Impedance**

VFB op amps normally have both differential and common-mode input impedances specified. Current feedback op amps normally specify the impedance to ground at each input. Different models may be used for different voltage feedback op amps, but in the absence of other information, it is usually safe to use the model in Figure 1-48. In this model, the bias currents flow into the inputs from infinite impedance current sources.

The common-mode input impedance data sheet specification ($Z_{cm+}$ and $Z_{cm-}$) is the impedance from either input to ground (NOT from both to ground). The differential input impedance ($Z_{diff}$) is the impedance between the two inputs. These impedances are usually resistive and high ($10^5 \Omega$–$10^{12} \Omega$) with some shunt capacitance (generally a few pF, sometimes 20 pF–25 pF). In most op amp circuits, the inverting input impedance is reduced to a very low value by negative feedback, and only $Z_{cm+}$ and $Z_{diff}$ are of importance.

A current feedback op amp is even more simple, as shown in Figure 1-49. $Z+$ is resistive, generally with some shunt capacitance, and high ($10^5 \Omega$–$10^9 \Omega$) while $Z-$ is reactive (L or C, depending on the device) but has a resistive component of $10 \Omega$–$100 \Omega$, varying from type to type.
Manipulating Op Amp Noise Gain and Signal Gain

Consider an op amp and two resistors, R1 and R2, arranged as shown in the series of figures of Figure 1-50. Note that R1 and R2 need not be resistors; they could also be complex impedances, Z1 and Z2.

\[
\text{Signal Gain} = 1 + \frac{R2}{R1} \\
\text{Noise Gain} = 1 + \frac{R2}{R1}
\]

- Voltage Noise and Offset Voltage of the op amp are reflected to the output by the Noise Gain.
- Noise Gain, not Signal Gain, is relevant in assessing stability.
- Circuit C has unchanged Signal Gain, but higher Noise Gain, thus better stability, worse noise, and higher output offset voltage.

If we ground R1 and apply a signal to the noninverting input, we see a signal gain of \(1 + \frac{R2}{R1}\), as in Figure 1-50A. If we ground the noninverting input and apply the signal to R1, we see a signal gain of \(-\frac{R2}{R1}\), as in Figure 1-50B. In both cases, the voltage noise of the op amp itself (as well as the input offset voltage) sees a gain of \(1 + \frac{R2}{R1}\), i.e., the noise gain of the op amp, as discussed earlier in this chapter.

This discussion is aimed at making the point that a stage’s noise gain and signal gain need not necessarily be equal. Some times it can be to the user’s advantage to manipulate them, so as to be somewhat independent of one another.

But, importantly, it is the noise gain that is relevant in assessing stability. It is sometimes possible to alter the noise gain, while leaving signal gain unaffected. When this is done, a marginally stable op amp stage can sometimes be made stable, with the same signal gain.

For example, consider the inverting amplifier of Figure 1-50B. If we add a third resistor to Figure 1-50B, it becomes Figure 1-50C. This dummy resistor R3, from the inverting input to ground, increases the noise gain to \(1 + \frac{R2}{R1||R3}\). But, note the signal gain is unaffected; that is it is still \(-\frac{R2}{R1}\).

This provides a means of stabilizing an unstable inverting amplifier—at a cost of worse signal-to-noise ratio, less loop gain, and increased sensitivity to input offset voltage. Nevertheless, it is still a sometimes useful trick.

Open-Loop Gain And Open-Loop Gain Nonlinearity

Open-loop voltage gain, usually called \(A_{\text{VOL}}\) (sometimes simply \(A_v\)), for most VFB op amps is quite high. Common values are 100,000 to 1,000,000, and 10 or 100 times these figures for high precision parts.
Some fast op amps have appreciably lower open-loop gain, but gains of less than a few thousand are unsatisfactory for high accuracy use. Note also that open-loop gain isn’t highly stable with temperature. It can vary quite widely from device to device of the same type, so it is important that it be reasonably high.

Since a voltage feedback op amp operates as voltage in/voltage out, its open-loop gain is a dimensionless ratio, so no unit is necessary. However, data sheets sometimes express gain in V/mV or V/µV instead of V/V, for the convenience of using smaller numbers. Or, voltage gain can also be expressed in dB terms, as gain in dB = \( 20 \times \log_{10} A_{\text{VOL}} \). Thus an open-loop gain of 1 V/µV is equivalent to 120 dB, and so on.

CFB op amps have a current input and a voltage output, so their open-loop transimpedance gain is expressed in volts per ampere or ohms (or kΩ or MΩ). Values usually lie between hundreds of kΩ and tens of MΩ.

From basic feedback theory, it is understood that in order to maintain accuracy, a precision amplifier’s dc open-loop gain, \( A_{\text{VOL}} \), should be high. This can be seen by examining the closed-loop gain equation, including errors due to finite gain. The expression for closed loop gain with a finite gain error is:

\[
G_{\text{CL}} = \frac{1}{\beta} \left[ \frac{1}{1 + \frac{1}{A_{\text{VOL}}}} \right] \tag{Eq. 1-15A}
\]

Since noise gain is equal to \( 1/\beta \), there are alternate forms of this expression. Combining the two right side terms and using the NG expression, an alternate one is:

\[
G_{\text{CL}} = \frac{\text{NG}}{1 + \frac{\text{NG}}{A_{\text{VOL}}}} \tag{Eq. 1-15B}
\]

Eqs. 1-15A and 1-15B are equivalent, and either can be used. As previously discussed, noise gain (NG) is simply the gain seen by a small voltage source in series with the op amp input, and is also the ideal amplifier signal gain in the noninverting mode. If \( A_{\text{VOL}} \) in Eqs. 1-15A and 1-15B is infinite, the closed-loop gain becomes exactly equal to the noise gain, \( 1/\beta \).

However, for \( \text{NG} \ll A_{\text{VOL}} \) and finite \( A_{\text{VOL}} \), there is a closed-loop gain error estimation:

\[
\text{Closed loop error (\%) = } \frac{\text{NG}}{A_{\text{VOL}}} \cdot 100 \tag{Eq. 1-16}
\]

Note that the expression of Eq. 1-16 is equivalent to the earlier mentioned Eq. 1-11, when \( 1/\beta \) is substituted for NG. Again, either form can be used, at the user’s discretion.

Notice from Eq. 1-16 that the percent gain error is directly proportional to the noise gain, therefore the effects of finite \( A_{\text{VOL}} \) are less for low gain. Some examples illustrate key points about these gain relationships.
Chapter One

In Figure 1-51, the first example for a NG of 1000 shows that for an open-loop gain of 2 million, the closed-loop gain error is about 0.05%. Note that if the open-loop gain stays constant over temperature and for various output loads and voltages, the 0.05% gain error can easily be calibrated out of the measurement, and then there is then no overall system gain error. If, however, the open-loop gain changes, the resulting closed-loop gain will also change. This introduces a gain uncertainty. In the second example, $A_{\text{VOL}}$ drops to 300,000, which produces a gain error of 0.33%. This situation introduces a gain uncertainty of 0.28% in the closed-loop gain. In most applications, when using a good amplifier, the gain resistors of the circuit will be the largest source of absolute gain error, but it should be noted that gain uncertainty cannot be removed by calibration.

- “IDEAL” CLOSED LOOP GAIN = $1/\beta$ = NOISE GAIN (NG)
- ACTUAL CLOSED LOOP GAIN = $1/\beta \left(1 + \frac{1}{1+\frac{\beta}{A_{\text{VOL}}}}\right) = \frac{\text{NG}}{1+\frac{\text{NG}}{A_{\text{VOL}}}}$
- CLOSED LOOP GAIN ERROR (%) = $\frac{\text{NG}}{A_{\text{VOL}}} \times 100$ (NG $\ll A_{\text{VOL}}$)

- Ex. 1: Assume $A_{\text{VOL}}$ = 2,000,000, NG = 1,000
  % Gain Error = 0.05%
- Ex. 2: Assume $A_{\text{VOL}}$ Drops to 300,000
  % Gain Error = 0.33%
- Closed Loop Gain Uncertainty
  = 0.33% – 0.05% = 0.28%

**Figure 1-51: Changes in open-loop gain cause closed-loop gain uncertainty**

Changes in the output voltage level and output loading are the most common causes of changes in the open-loop gain of op amps. A change in open-loop gain with signal level produces a nonlinearity in the closed-loop gain transfer function, which also cannot be removed during system calibration. Most op amps have fixed loads, so $A_{\text{VOL}}$ changes with load are not generally important. However, the sensitivity of $A_{\text{VOL}}$ to output signal level may increase for higher load currents.

The severity of this nonlinearity varies widely from one device type to another, and generally isn’t specified on the data sheet. The minimum $A_{\text{VOL}}$ is always specified, and choosing an op amp with a high $A_{\text{VOL}}$ will minimize the probability of gain nonlinearity errors. Gain nonlinearity can come from many sources, depending on the design of the op amp. One common source is thermal feedback (for example, from a hot output stage back to the input stage). If temperature shift is the sole cause of the nonlinearity error, it can be assumed that minimizing the output loading will help. To verify this, the nonlinearity is measured with no load, and then compared to the loaded condition.

An oscilloscope X-Y display test circuit for measuring dc open-loop gain nonlinearity is shown in Figure 1-52. The same precautions previously discussed relating to the offset voltage test circuit must also be observed in this circuit. The amplifier is configured for a signal gain of $-1$. The open-loop gain is defined as the change in output voltage divided by the change in the input offset voltage. However, for large values of $A_{\text{VOL}}$, the actual offset may change only a few microvolts over the entire output voltage swing. Therefore the divider consisting of the 10 $\Omega$ resistor and $R_g$ (1 M$\Omega$) forces the node voltage $V_y$ to be:

$$V_y = \left[1 + \frac{R_g}{10\Omega}\right] V_{os} = 100,001 \cdot V_{os} \cdot \text{Eq. 1-17}$$

62
The value of $R_G$ is chosen to give measurable voltages at $V_Y$, depending on the expected values of $V_{OS}$.

The ±10 V ramp generator output is multiplied by the signal gain, –1, and forces the op amp output voltage $V_X$ to swing from +10 V to –10 V. Because of the gain factor applied to the offset voltage, the offset adjust potentiometer is added to allow the initial output offset to be set to zero. The resistor values chosen will null an input offset voltage of up to ±10 mV. Stable 10 V voltage references such as the AD688 should be used at each end of the potentiometer to prevent output drift. Note also that the ramp generator frequency must be quite low; probably no more than a fraction of 1 Hz because of the low corner frequency of the open-loop gain (0.1 Hz for the OP177).

The plot on the right-hand side of Figure 1-52 shows $V_Y$ plotted against $V_X$. If there is no gain nonlinearity, the graph will have a constant slope and $A_{VOL}$ is calculated as follows:

$$A_{VOL} = \frac{\Delta V_X}{\Delta V_{OS}} = \left[1 + \frac{R_G}{10 \Omega}\right] \left[\frac{\Delta V_X}{\Delta V_Y}\right] = 100,001 \left[\frac{\Delta V_X}{\Delta V_Y}\right].$$  

Eq. 1-18

If there is nonlinearity, $A_{VOL}$ will vary dynamically as the output signal changes. The approximate open-loop gain nonlinearity is calculated based on the maximum and minimum values of $A_{VOL}$ over the output voltage range:

$$\text{Open-Loop Gain Nonlinearity} = \frac{1}{A_{VOL,\text{MIN}}} - \frac{1}{A_{VOL,\text{MAX}}}.  

\text{Eq. 1-19}$$

The closed-loop gain nonlinearity is obtained by multiplying the open-loop gain nonlinearity by the noise gain, NG:

$$\text{Closed-Loop Gain Nonlinearity} = \text{NG} \left[\frac{1}{A_{VOL,\text{MIN}}} - \frac{1}{A_{VOL,\text{MAX}}}\right].  

\text{Eq. 1-20}$$

In an ideal case, the plot of $V_{OS}$ versus $V_X$ would have a constant slope, and the reciprocal of the slope is the open-loop gain, $A_{VOL}$. A horizontal line with zero slope would indicate infinite open-loop gain. In an actual op amp, the slope may change across the output range because of nonlinearity, thermal feedback, and so forth. In fact, the slope can even change sign.
Figure 1-53 shows the $V_Y$ (and $V_{OS}$) versus $V_X$ plot for an OP177 precision op amp. The plot is shown for two different loads, 2 kΩ and 10 kΩ. The reciprocal of the slope is calculated based on the end points, and the average $A_{VOL}$ is about 8 million. The maximum and minimum values of $A_{VOL}$ across the output voltage range are measured to be approximately 9.1 million, and 5.7 million, respectively. This corresponds to an open-loop gain nonlinearity of about 0.07 ppm. Thus, for a noise gain of 100, the corresponding closed-loop gain nonlinearity is about 7 ppm.

These nonlinearity measurements are, of course, most applicable to high precision dc circuits. But they are also applicable to wider bandwidth applications, such as audio. The X-Y display technique of Figure 1-52 will easily show for example, crossover distortion in a poorly designed op amp output stage.

Op Amp Frequency Response

There are a number of issues to consider when discussing the frequency response of op amps. Some are relevant to both voltage and current feedback op amp types, some apply to one or the other, but not to both. Issues that vary with type are usually related to small signal performance, while large-signal issues mostly apply to both.

A good working definition of “large-signal” is where the output voltage swing/frequency limit is set by the slew rate measured at the output stage, rather than the pole(s) of the small signal response. We shall therefore consider large signal parameters applying to both types of op amp before we consider those parameters where they differ.

Frequency Response—Slew Rate and Full-Power Bandwidth

The slew rate (SR) of an amplifier is the maximum rate of change of voltage at its output. It is expressed in V/s (or, more probably, V/µs). We have mentioned earlier why op amps might have different slew rates during positive-and negative-going transitions, but for this analysis we shall assume that good fast op amps have reasonably symmetrical slew rates.

If we consider a sine wave signal with a peak-to-peak amplitude of $2V_p$ and of a frequency $f$, the expression for the output voltage is:

$$V(t) = V_p \sin 2\pi ft.$$  \hspace{1cm} \text{Eq. 1-21}
This sine wave signal has a maximum rate of change (slope) at the zero crossing. This maximum rate of change is:

$$\frac{dV}{dt}_{\text{max}} = 2\pi f V_p$$  \hspace{1cm} \text{Eq. 1-22}

To reproduce this signal without distortion, an amplifier must be able to respond in terms of its output voltage at this rate (or faster). When an amplifier reaches its maximum output rate of change, or \textit{slew rate}, it is said to be \textit{slew limiting} (sometimes also called rate limiting). Thus, we can see that the maximum signal frequency at which slew limiting \textit{does not} occur is directly proportional to the signal slope, and inversely proportional to the amplitude of the signal. This allows us to define the \textit{full power bandwidth} (FPBW) of an op amp, which is the maximum frequency at which slew limiting doesn’t occur for rated voltage output. It is calculated by letting $2 V_p$ in Eq. 1-22 equal the maximum peak-to-peak swing of the amplifier, $dV/dt$ equal the amplifier slew rate, and solving for $f$:

$$\text{FPBW} = \text{Slew Rate} / 2\pi V_p$$  \hspace{1cm} \text{Eq. 1-23}

It is important to realize that both slew rate and full-power bandwidth can also depend somewhat on the power supply voltage being used, and the load the amplifier is driving (particularly if it is capacitive). The key issues regarding slew rate and full-power bandwidth are summarized in Figure 1-54. As a point of reference, an op amp with a 1 V peak output swing reproducing a 1 MHz sine wave must have a minimum SR of 6.28 V/µs.

- Slew Rate = Maximum rate at which the output voltage of an op amp can change
- Ranges: A few volts/µs to several thousand volts/µs
- For a sine wave, $V_{\text{OUT}} = V_p \sin 2\pi ft$
  $$\frac{dV}{dt} = 2\pi f V_p \cos 2\pi ft$$
  $$(\frac{dV}{dt})_{\text{max}} = 2\pi f V_p$$
- If $2V_p =$ full output span of op amp, then
  $$\text{Slew Rate} = (\frac{dV}{dt})_{\text{MAX}} = 2\pi \cdot \text{FPBW} \cdot V_p$$
  $$\text{FPBW} = \text{Slew Rate} / 2\pi V_p$$

\textbf{Figure 1-54: Slew rate and full-power bandwidth}

Realistically, for a practical circuit the designer would choose an op amp with an SR in excess of this figure, since real op amps show increasing distortion prior to reaching the slew limit point.
Chapter One

Frequency Response—Settling Time

The settling time of an amplifier is defined as the time it takes the output to respond to a step change of input and come into, and remain within, a defined error band, as measured relative to the 50% point of the input pulse, as shown in Figure 1-55.

Unlike a DAC device, there is no natural error band for an op amp (a DAC naturally has an error band of 1 LSB, or perhaps ±1 LSB). So, one must be chosen and defined, along with other definitions, such as the step size (1 V, 5 V, 10 V, and so forth). What is chosen will depend on the performance of the op amp, but since the value chosen will vary from device to device, comparisons are often difficult. This is true because settling is not linear, and many different time constants may be involved. Examples are early op amps using dielectrically isolated (DI) processes. These had very fast settling to 1% of full scale, but they took almost forever to settle to 10 bits (0.1%). Similarly, some very high precision op amps have thermal effects that cause settling to 0.001% or better to take tens of ms, although they will settle to 0.025% in a few µs.

It should also be noted that thermal effects can cause significant differences between short-term settling time (generally measured in nanoseconds) and long-term settling time (generally measured in microseconds or milliseconds). In many ac applications, long-term settling time is not important; but if it is, it must be measured on a much different time scale than short-term settling time.

Measuring fast settling time to high accuracy is very difficult. Great care is required in order to generate fast, highly accurate, low noise, flat-top pulses. Large amplitude step voltages will overdrive many oscilloscope front ends, when the input scaling is set for high sensitivity.

The example test setup shown in Figure 1-56 is useful in making settling time measurements on op amps operating in the inverting mode. The signal at the “false summing node” represents the difference between the output and the input signal, multiplied by the constant k, i.e., the ERROR signal.

Many subtleties are involved in making this setup work reliably. The resistances should low in value, to minimize parasitic time constants. The back-back Schottky diode clamps help prevent scope overdrive, and allow high sensitivity. If R1 = R2, then k = 0.5. Thus the error band at the ERROR output will be 5 mV for 0.1% settling with a 10 V input step.

Figure 1-55: Settling time

Error band is usually defined to be a percentage of the step 0.1%, 0.05%, 0.01%, etc.

Settling time is nonlinear; it may take 30 times as long to settle to 0.01% as to 0.1%.

Manufacturers often choose an error band that makes the op amp look good.
In some cases, a second (very fast) amplifier stage may be used after the false summing node, to increase the signal level. In any case, to ensure validity, testing of settling time must be done with a test setup identical to that used by the op amp manufacturer.

Many modern digitizing oscilloscopes are insensitive to input overdrive and can be used to measure the ERROR waveform directly—this must be verified for each oscilloscope by carefully examining the operating manual. Note that a direct measurement allows measurements of settling time in both the inverting and noninverting modes. An example of the output step response to a flat pulse input for the AD8039 op amp is shown in Figure 1-57. Notice that the settling time to 0.1% is approximately 18 ns.

In making settling time measurements of this type, it is also imperative to use a pulse generator source capable of generating a pulse of sufficient flatness. In other words, if the op amp under test has a settling time of 20 ns to 0.1%, the applied pulse should settle to better than 0.05% in less than 5 ns.
This type of generator can be expensive, but a simple circuit, as shown in Figure 1-58, can be used with a reasonably flat generator to ensure a flat pulse output.

The circuit of Figure 1-58 works best if low capacitance Schottky diodes are used for D1–D2–D3, and the lead lengths on all the connections are minimized. A short length of 50 Ω coax can be used to connect the pulse generator to the circuit; however, best results are obtained if the test fixture is connected directly to the output of the generator. The pulse generator is adjusted to output a positive-going pulse at “A” which rises from approximately −1.8 V to +0.5 V in less than 5 ns (assuming the settling time of the DUT is in the order of 20 ns). Shorter rise times may generate ringing, and longer rise times can degrade the DUT settling time; therefore, some optimization is required in the actual circuit to get best performance. When the pulse generator output “A” goes above 0 V, D1 begins to conduct, and D2/D3 are reverse biased. The “0 V” region of the signal “B” at the input of the DUT is flat “by definition”—neglecting the leakage current and stray capacitance of the D2–D3 series combination. The D1 diode and its 100 Ω resistor help maintain an approximate 50 Ω termination during the time the pulse at “A” is positive.

**Figure 1-58: A simple flat pulse generator**

**Frequency Response—Voltage Feedback Op amps, Gain-Bandwidth Product**

The open-loop frequency response of a voltage feedback op amp is shown in Figure 1-59. There are two possibilities: Figure 1-59A shows the most common, where a high dc gain drops at 6 dB/octave from quite a low frequency down to unity gain. This is a classic single pole response. By contrast, the amplifier in Figure 1-59B has two poles in its response—gain drops at 6 dB/octave for a while, and then drops at

**Figure 1-59: Frequency response of voltage feedback op amps**
12 dB/octave. The amplifier in Figure 1-59A is known as an unconditionally stable or fully compensated type and may be used with a noise gain of unity. This type of amplifier is stable with 100% feedback (including capacitance) from output to inverting input.

Compare this to the amplifier in Figure 1-59B. If this op amp is used with a noise gain that is lower than the gain at which the slope of the response increases from 6 dB to 12 dB/octave, the phase shift in the feedback will be too great, and it will oscillate. Amplifiers of this type are characterized as “stable at gains ≥ X” where X is the gain at the frequency where the 6 dB/12 dB transition occurs. Note that here it is, of course, the noise gain that is being referenced. The gain level for stability might be between 2 and 25, typically quoted behavior might be “gain-of-five-stable,” and so forth. These decompensated op amps do have higher gain bandwidth products than fully compensated amplifiers, all other things being equal. So they are useful, despite the slightly greater complication of designing with them. But, unlike their fully compensated op amp relatives, a decompensated op amp can never be used with direct capacitive feedback from output to inverting input.

The 6 dB/octave slope of the response of both types means that over the range of frequencies where this slope occurs, the product of the closed-loop gain and the 3 dB closed-loop bandwidth at that gain is a constant —this is known as the gain bandwidth product (GBW) and is a figure of merit for an amplifier.

For example, if an op amp has a GBW product of X MHz, its closed-loop bandwidth at a noise gain of 1 will be X MHz, at a noise gain of 2 it will be X/2 MHz, and at a noise gain of Y it will be X/Y MHz (see Figure 1-60). Notice that the closed-loop bandwidth is the frequency at which the noise gain plateau intersects the open-loop gain.

In the above example, it was assumed that the feedback elements were resistive. This is not usually the case, especially when the op amp requires a feedback capacitor for stability.
Chapter One

Figure 1-61 shows a typical example where there is capacitance, C1, on the inverting input of the op amp. This capacitance is the sum of the op amp internal capacitance, plus any external capacitance that may exist. This always-present capacitance introduces a pole in the noise gain transfer function.

The net slope of the noise gain curve and the open-loop gain curve, at the point of intersection, determines system stability. For unconditional stability, the noise gain must intersect the open-loop gain with a net slope of less than 12 dB/octave (20 dB per decade). Adding the feedback capacitor, C2, introduces a zero in the noise gain transfer function, which stabilizes the circuit. Notice that in Figure 1-61 the closed-loop bandwidth, f_{CL}, is the frequency at which the noise gain intersects the open-loop gain.

The Bode plot of the noise gain is a very useful tool in analyzing op amp stability. Constructing the Bode plot is a relatively simple matter. Although it is outside the scope of this section to carry the discussion of noise gain and stability further, the reader is referred to Reference 1 for an excellent treatment of constructing and analyzing Bode plots. Second-order systems related to noise analysis are discussed later in this section.

Frequency Response—Current Feedback Op Amps

Current feedback op amps do not behave in the same way as voltage feedback types. They are not stable with capacitive feedback, nor are they so with a short circuit from output to inverting input. With a CFB op amp, there is generally an optimum feedback resistance for maximum bandwidth. Note that the value of this resistance may vary with supply voltage—consult the device data sheet. If the feedback resistance is increased, the bandwidth is reduced. Conversely, if it is reduced, bandwidth increases, and the amplifier may become unstable.

In a CFB op amp, for a given value of feedback resistance (R2), the closed-loop bandwidth is largely unaffected by the noise gain, as shown in Figure 1-62. Thus it is not correct to refer to gain bandwidth product, for a CFB amplifier, because of the fact that it is not constant. Gain is manipulated in a CFB op amp application by choosing the correct feedback resistor for the device (R2), and then selecting the bottom resistor (R1) to yield the desired closed loop gain. The gain relationship of R2 and R1 is identical to the case of a VFB op amp (Figure 1-14).

Typically, CFB op amp data sheets will provide a table of recommended resistor values that provide maximum bandwidth for the device, over a range of both gain and supply voltage. It simplifies the design process considerably to use these tables.
Bandwidth Flatness

In demanding applications such as professional video, it is desirable to maintain a relatively flat bandwidth and linear phase up to some maximum specified frequency, and simply specifying the 3dB bandwidth isn’t enough. In particular, it is customary to specify the 0.1 dB bandwidth, or 0.1 dB bandwidth flatness. This means there is no more than 0.1 dB ripple up to a specified 0.1 dB bandwidth frequency.

Video buffer amplifiers generally have both the 3 dB and the 0.1 dB bandwidth specified. Figure 1-63 shows the frequency response of the AD8075 triple video buffer.

Note that the 3 dB bandwidth is approximately 400 MHz. This can be determined from the response labeled “GAIN” in the graph, and the corresponding gain scale is shown on the left-hand vertical axis (at a scaling of 1 dB/division).
The response scale for “FLATNESS” is on the right-hand vertical axis, at a scaling of 0.1 dB/division in this case. This allows the 0.1 dB bandwidth to be determined, which is about 65 MHz in this case. The general point to be noted here is the major difference in the applicable bandwidth between the 3 dB and 0.1 dB criteria. It requires a 400 MHz bandwidth amplifier (as conventionally measured) to provide the 65 MHz 0.1 dB flatness rating.

It should be noted that these specifications hold true when driving a 75 Ω source and load terminated cable, which represents a resistive load of 150 Ω. Any capacitive loading at the amplifier output will cause peaking in the frequency response, and must be avoided.

**Operational Amplifier Noise**

This section discusses the noise generated within op amps, not the external noise they may pick up. External noise is also important, and is discussed in detail in Chapter 7; in this section we are concerned solely with internal noise.

There are three noise sources in an op amp: a voltage noise, which appears differentially across the two inputs, and two current noise sources, one in each input. The simple voltage noise op amp model is shown in Figure 1-64. The three noise sources are effectively uncorrelated (independent of each other). There is a slight correlation between the two noise currents, but it is too small to need consideration in practical noise analyses. In addition to these three internal noise sources, it is necessary to consider the Johnson noise of the external gain-setting resistors that are used with the op amp.

![Figure 1-64: Input voltage noise](image)

- Input Voltage Noise is bandwidth dependent and measured in nV/√Hz (noise spectral density)
- Normal Ranges are 1 nV/√Hz to 20 nV/√Hz

All resistors have a Johnson noise of \( \sqrt{4kTBR} \) where \( k \) is Boltzmann’s Constant \((1.38 \times 10^{-23})\) J/K, \( T \) is the absolute temperature, \( B \) is the bandwidth, and \( R \) is the resistance. Note that this is an intrinsic property—it is not possible to obtain resistors that do not have Johnson noise. The simple model is shown in Figure 1-65.

Uncorrelated noise voltages add in a “root-sum-of-squares” manner; i.e., noise voltages \( V_1, V_2, V_3 \) give a summed result of \( \sqrt{V_1^2 + V_2^2 + V_3^2} \). Noise powers, of course, add normally. Thus, any noise voltage that is more than 3 to 5 times any of the others is dominant, and the others may generally be ignored. This simplifies noise assessment. The voltage noise of different op amps may vary from under 1 nV/√Hz to 20 nV/√Hz, or even more. Bipolar op amps tend to have lower voltage noise than JFETs, although it is possible to make JFET op amps with low voltage noise (such as the AD743/AD745), at the cost of large input devices, and hence large input capacitance. Voltage noise is specified on the data sheet, and it isn’t possible to predict it from other parameters.
Current noise can vary much more widely, dependent upon the input structure. It ranges from around 0.1 fA/√Hz (in JFET electrometer op amps) to several pA/√Hz (in high speed bipolar op amps). It isn’t always specified on data sheets, but may be calculated in cases like simple BJT or JFETs, where all the bias current flows in the input junction, because in these cases it is simply the Schottky (or shot) noise of the bias current.

Shot noise spectral density is simply \( \sqrt{2I_B q} / \sqrt{\text{Hz}} \), where \( I_B \) is the bias current (in amps) and \( q \) is the charge on an electron (1.6 \times 10^{-19} \text{ C}). It can’t be calculated for bias-compensated or current feedback op amps, where the external bias current is the difference of two internal currents. A simple current noise model is shown in Figure 1-66.

Current noise is only important when it flows in an impedance, and thus generates a noise voltage. Maintaining relatively low impedances at the input of an op amp circuit contributes markedly to minimizing the effects of current noise (just as doing the same thing also aids in minimizing offset voltage).
Chapter One

It is logical therefore that the optimum choice of a low noise op amp depends on the impedances around it. This will be illustrated with the aid of some impedance examples, immediately below.

Consider for example an OP27, an op amp with low voltage noise (3 nV/√Hz), but quite high current noise (1 pA/√Hz). With zero source impedance, the voltage noise will dominate as shown in Figure 1-67 (left column). With a source resistance of 3 kΩ (center column), the current noise of (1 pA/√Hz) flowing in 3 kΩ will equal the voltage noise, but the Johnson noise of the 3 kΩ resistor is (7 nV/√Hz) and is dominant. With a source resistance of 300 kΩ (right column), the current noise portion increases 100× to 300 nV/√Hz, voltage noise continues unchanged, and the Johnson noise (which is proportional to the resistance square root) increases tenfold. Current noise dominates.

The above example shows that the choice of a low noise op amp depends on the source impedance of the signal, and at high impedances, current noise always dominates.

\[ R_T = \frac{1}{\sqrt{2} \cdot \text{R} \cdot \text{T}} \]

From Figure 1-68, it should be apparent that different amplifiers are best at different source impedances. For low impedance circuits, low voltage noise amplifiers such as the OP27 will be the obvious choice, since they are inexpensive, and their comparatively large current noise will not affect the application. At medium resistances, the Johnson noise of resistors is dominant, while at very high source resistance, we must choose an op amp with the smallest possible current noise, such as the AD549 or AD795.

Until recently, BiFET amplifiers tended to have comparatively high voltage noise (though very low current noise), and were thus more suitable for low noise applications in high rather than low impedance circuitry. The AD795, AD743, and AD745 have very low values of both voltage and current noise. The AD795 specifications at 10 kHz are 10 nV/√Hz and 0.6 fA/√Hz, and the AD743/AD745 specifications at 10 kHz are 2.9 nV/√Hz and 6.9 fA/√Hz. These make possible the design of low-noise amplifier circuits that have low noise over a wide range of source impedances.

The noise figure of an amplifier is the amount (in dB) by which the noise of the amplifier exceeds the noise of a perfect noise-free amplifier in the same environment. The concept is useful in RF and TV applications, where 50 Ω and 75 Ω transmission lines and terminations are ubiquitous, but is useless for an op amp that is used in a wide range of electronic environments. Noise figure related to communications applications is discussed in more detail in Chapter 6 (Section 6-4). Voltage noise spectral density and current noise spectral density are generally more useful specifications in most cases.
So far, we have assumed that noise is white (i.e., its spectral density does not vary with frequency). This is true over most of an op amp’s frequency range, but at low frequencies the noise spectral density rises at 3 dB/octave, as shown in Figure 1-69. The power spectral density in this region is inversely proportional to frequency, and therefore the voltage noise spectral density is inversely proportional to the square root of the frequency. For this reason, this noise is commonly referred to as $1/f$ noise. Note, however, that some textbooks still use the older term flicker noise.

The frequency at which this noise starts to rise is known as the $1/f$ corner frequency ($F_C$) and is a figure of merit—the lower it is, the better. The $1/f$ corner frequencies are not necessarily the same for the voltage noise and the current noise of a particular amplifier, and a current feedback op amp may have three $1/f$ corners: for its voltage noise, its inverting input current noise, and its noninverting input current noise.

- $1/f$ Corner Frequency is a figure of merit for op amp noise performance (the lower the better)

- Typical Ranges: 2Hz to 2kHz

- Voltage Noise and Current Noise do not necessarily have the same $1/f$ corner frequency

Figure 1-69: Frequency characteristic of op amp noise
The general equation which describes the voltage or current noise spectral density in the 1/f region is

\[ e_n, i_n = k \sqrt{F_c \frac{1}{f}}, \]  

Eq. 1-24

where \( k \) is the level of the “white” current or voltage noise level, and \( F_c \) is the 1/f corner frequency.

The best low frequency low noise amplifiers have corner frequencies in the range 1 Hz–10 Hz, while JFET devices and more general-purpose op amps have values in the range to 100 Hz. Very fast amplifiers however may make compromises in processing to achieve high speed which result in quite poor 1/f corners of several hundred Hz or even 1 kHz–2 kHz. This is generally unimportant in the wideband applications for which they were intended, but may affect their use at audio frequencies, particularly for equalized circuits.

**Popcorn Noise**

*Popcorn noise* is so-called because when played through an audio system, it sounds like cooking popcorn. It consists of random step changes of offset voltage that take place at random intervals in the 10+ millisecond timeframe. Such noise results from high levels of contamination and crystal lattice dislocation at the surface of the silicon chip, which in turn results from inappropriate processing techniques or poor quality raw materials.

When monolithic op amps were first introduced in the 1960s, popcorn noise was a dominant noise source. Today, however, the causes of popcorn noise are well understood, raw material purity is high, contamination is low, and production tests for it are reliable so that no op amp manufacturer should have any difficulty in shipping products that are substantially free of popcorn noise. For this reason, it is not even mentioned in most modern op amp textbooks.

**RMS Noise Considerations**

As was discussed above, noise spectral density is a function of frequency. In order to obtain the RMS noise, the noise spectral density curve must be integrated over the bandwidth of interest.

In the 1/f region, the RMS noise in the bandwidth \( F_L \) to \( F_C \) is given by

\[ v_{n,\text{rms}} (F_L, F_C) = v_{nw} \sqrt{F_C \int_{F_L}^{F_C} \frac{1}{f} \, df} = v_{nw} \sqrt{F_C \ln \left( \frac{F_C}{F_L} \right)} \]  

Eq. 1-25

where \( v_{nw} \) is the voltage noise spectral density in the “white” region, \( F_L \) is the lowest frequency of interest in the 1/f region, and \( F_C \) is the 1/f corner frequency.

The next region of interest is the “white” noise area which extends from \( F_C \) to \( F_H \).

The RMS noise in this bandwidth is given by

\[ v_{n,\text{rms}} (F_C, F_H) = v_{nw} \sqrt{F_H - F_C} \]  

Eq. 1-26

Eq. 1-25 and Eq. 1-26 can be combined to yield the total RMS noise from \( F_L \) to \( F_H \):

\[ v_{n,\text{rms}} (F_L, F_H) = v_{nw} \sqrt{F_C \ln \left( \frac{F_C}{F_L} \right) + (F_H - F_C)} \]  

Eq. 1-27

In many cases, the low frequency p-p noise is specified in a 0.1 Hz to 10 Hz bandwidth, measured with a 0.1 Hz to 10 Hz bandpass filter between op amp and measuring device.
The measurement is often presented as a scope photo with a time scale of 1s/div, as shown in Figure 1-70 for the OP213.

\[ V_{n,\text{rms}}(F_L, F_H) = V_{nw} \sqrt{\frac{F_C}{\ln \left( \frac{F_H}{F_L} \right) + (F_H - F_C)}} \]

For \( F_L = 0.1\, \text{Hz}, F_H = 10\, \text{Hz}, V_{nw} = 10\, \text{nV/\sqrt{Hz}}, F_C = 0.7\, \text{Hz} \):

\[ V_{n,\text{rms}} = 33\, \text{nV} \]

\[ V_{n,pp} = 6.6 \times 33\, \text{nV} = 218\, \text{nV} \]

The value works out to be about 33 nV RMS, or 218 nV peak-to-peak (obtained by multiplying the RMS value by 6.6—see the following discussion). This compares well to the value of 200 nV as measured from the scope photo.
It should be noted that at higher frequencies, the term in the equation containing the natural logarithm becomes insignificant, and the expression for the RMS noise becomes:

$$V_{n,\text{rms}}(F_H, F_L) \approx V_{nw} \sqrt{F_H - F_L}$$  \hspace{1cm} \text{Eq. 1-28}$$

And, if $F_H >> F_L$,

$$V_{n,\text{rms}}(F_H) \approx V_{nw} \sqrt{F_H}$$  \hspace{1cm} \text{Eq. 1-29}$$

However, some op amps (such as the OP07 and OP27) have voltage noise characteristics that increase slightly at high frequencies. The voltage noise versus frequency curve for op amps should therefore be examined carefully for flatness when calculating high frequency noise using this approximation.

At very low frequencies when operating exclusively in the $1/f$ region, $F_C >> (F_H - F_L)$, and the expression for the RMS noise reduces to:

$$V_{n,\text{rms}}(F_H, F_L) \approx V_{nw} \frac{F_C}{F_H - F_L} \ln \left( \frac{F_H}{F_L} \right)$$  \hspace{1cm} \text{Eq. 1-30}$$

Note that there is no way of reducing this $1/f$ noise by filtering if operation extends to dc. Making $F_H = 0.1$ Hz and $F_L = 0.001$ still yields an RMS $1/f$ noise of about $18$ nV RMS, or $119$ nV peak-to-peak.

The point is that averaging results of a large number of measurements over a long period of time has practically no effect on the RMS value of the $1/f$ noise. A method of reducing it further is to use a chopper-stabilized op amp, to remove the low frequency noise.

In practice, it is virtually impossible to measure noise within specific frequency limits with no contribution from outside those limits, since practical filters have finite roll-off characteristics. Fortunately, measurement error introduced by a single pole low-pass filter is readily computed. The noise in the spectrum above the single pole filter cutoff frequency, $f_c$, extends the corner frequency to $1.57 f_c$. Similarly, a two pole filter has an apparent corner frequency of approximately $1.2 f_c$. The error correction factor is usually negligible for filters having more than two poles. The net bandwidth after the correction is referred to as the filter equivalent noise bandwidth (see Figure 1-72).

---

**Figure 1-72: Equivalent noise bandwidth**
It is often desirable to convert RMS noise measurements into peak-to-peak. In order to do this, one must have some understanding of the statistical nature of noise. For Gaussian noise and a given value of RMS noise, statistics tell us that the chance of a particular peak-to-peak value being exceeded decreases sharply as that value increases—but this probability never becomes zero.

Thus, for a given RMS noise, it is possible to predict the percentage of time that a given peak-to-peak value will be exceeded, but it is not possible to give a peak-to-peak value which will never be exceeded as shown in Figure 1-73.

<table>
<thead>
<tr>
<th>Nominal Peak-to-Peak</th>
<th>% of the Time Noise will Exceed Nominal Peak-to-Peak Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 x rms</td>
<td>32%</td>
</tr>
<tr>
<td>3 x rms</td>
<td>13%</td>
</tr>
<tr>
<td>4 x rms</td>
<td>4.6%</td>
</tr>
<tr>
<td>5 x rms</td>
<td>1.2%</td>
</tr>
<tr>
<td>6 x rms</td>
<td>0.27%</td>
</tr>
<tr>
<td>6.6 x rms*</td>
<td>0.10%</td>
</tr>
<tr>
<td>7 x rms</td>
<td>0.046%</td>
</tr>
<tr>
<td>8 x rms</td>
<td>0.006%</td>
</tr>
</tbody>
</table>

*Most often used conversion factor is 6.6

Figure 1-73: RMS to peak-to-peak ratios

Peak-to-peak noise specifications, therefore, must always be written with a time limit. A suitable one is 6.6 times the RMS value, which is exceeded only 0.1% of the time.

**Total Output Noise Calculations**

We have already pointed out that any noise source that produces less than one-third to one-fifth of the noise of some greater source can be ignored, with little error. When so doing, both noise voltages must be measured at the same point in the circuit. To analyze the noise performance of an op amp circuit, we must assess the noise contributions of each part of the circuit, and determine which are significant. To simplify the following calculations, we shall work with noise spectral densities, rather than actual voltages, to leave bandwidth out of the expressions (the noise spectral density, which is generally expressed in $nV/\sqrt{Hz}$, is equivalent to the noise in a 1 Hz bandwidth).
If we consider the circuit in Figure 1-74, which is an amplifier consisting of an op amp and three resistors (R3 represents the source resistance at node A), we can find six separate noise sources: the Johnson noise of the three resistors, the op amp voltage noise, and the current noise in each input of the op amp. Each source has its own contribution to the noise at the amplifier output. Noise is generally specified RTI, or referred to the input, but it is often simpler to calculate the noise referred to the output (RTO) and then divide it by the noise gain (not the signal gain) of the amplifier to obtain the RTI noise.

Figure 1-74: Op amp noise model for single-pole system

Figure 1-75 is a detailed analysis of how each of the noise sources in Figure 1-74 is reflected to the output of the op amp. Some further discussion regarding the effect of the current noise at the inverting input is warranted. This current, $I_{\text{IN}}$, does not flow in R1, as might be expected—the negative feedback around the amplifier works to keep the potential at the inverting input unchanged, so that a current flowing from that pin is forced, by negative feedback, to flow in R2 only, resulting in a voltage at the output of $I_{\text{IN}} \cdot R2$. We could equally well consider the voltage caused by $I_{\text{IN}}$ flowing in the parallel combination of R1 and R2 and then amplified by the noise gain of the amplifier, but the results are identical—only the calculations are more involved.

<table>
<thead>
<tr>
<th>Noise Source Expessed as a Voltage</th>
<th>Multiply by This Factor to Refer to the Op Amp Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>Johnson noise in R3: $\sqrt{4kTR3}$</td>
<td>Noise Gain = 1 + R2/R1</td>
</tr>
<tr>
<td>Noninverting input current noise flowing in R3: $I_{\text{IN}} + R3$</td>
<td>Noise Gain = 1 + R2/R1</td>
</tr>
<tr>
<td>Input voltage noise: $V_n$</td>
<td>Noise Gain = 1 + R2/R1</td>
</tr>
<tr>
<td>Johnson noise in R1: $\sqrt{4kTR1}$</td>
<td>$-R2/R1$ (Gain from input of R1 to output)</td>
</tr>
<tr>
<td>Johnson noise in R2: $\sqrt{4kTR2}$</td>
<td>1</td>
</tr>
<tr>
<td>Inverting input current noise flowing in R2: $I_{\text{IN}} - R2$</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 1-75: Noise sources referred to the output (RTO)

80
Notice that the Johnson noise voltage associated with the three resistors has been included in the expressions of Figure 1-75. All resistors have a Johnson noise of \( \sqrt{(4kTBR)} \), where \( k \) is Boltzmann’s Constant (1.38 \times 10^{-23} \text{ J/K}), \( T \) is the absolute temperature, \( B \) is the bandwidth in Hz, and \( R \) is the resistance in \( \Omega \). A simple relationship which is easy to remember is that a 1000 \( \Omega \) resistor generates a Johnson noise of 4 nV/\( \sqrt{\text{Hz}} \) at 25°C.

The analysis so far assumes that the feedback network is purely resistive and that the noise gain versus frequency is flat. This applies to most applications, but if the feedback network contains reactive elements (usually capacitors) the noise gain is not constant over the bandwidth of interest, and more complex techniques must be used to calculate the total noise (see in particular, Reference 2 and Chapter 4, Section 4-4 of this book).

The circuit shown in Figure 1-76 represents a second-order system, where capacitor \( C_1 \) represents the source capacitance, stray capacitance on the inverting input, the input capacitance of the op amp, or any combination of these. \( C_1 \) causes a breakpoint in the noise gain, and \( C_2 \) is the capacitor that must be added to obtain stability.

![Figure 1-76: Op amp noise model with reactive elements (second-order system)](image)

Because of \( C_1 \) and \( C_2 \), the noise gain is a function of frequency, and has peaking at the higher frequencies (assuming \( C_2 \) is selected to make the second-order system critically damped). Textbooks state that a flat noise gain can be achieved if one simply makes \( R_1C_1 = R_2C_2 \).

But in the case of current-to-voltage converters, however, \( R_1 \) is typically a high impedance, and the method doesn’t work. Maximizing the signal bandwidth in these situations is somewhat complex and is treated in detail in Section 1-6 of this chapter and in Chapter 4, Section 4-4 of this book.

A dc signal applied to input \( A \) (\( B \) being grounded) sees a gain of \( 1 + R_2/R_1 \), the low frequency noise gain. At higher frequencies, the gain from input \( A \) to the output becomes \( 1 + C_1/C_2 \) (the high frequency noise gain).

The closed-loop bandwidth, \( f_{\text{cl}} \), is the point at which the noise gain intersects the open-loop gain. A dc signal applied to \( B \) (\( A \) being grounded) sees a gain of \(-R_2/R_1\), with a high frequency cutoff determined by \( R_2-C_2 \). Bandwidth from \( B \) to the output is \( 1/2\pi R_2C_2 \).

The current noise of the noninverting input, \( I_{N+} \), flows in \( R_3 \) and gives rise to a noise voltage of \( I_{N+} R_3 \), which is amplified by the frequency-dependent noise gain, as are the op amp noise voltage, \( V_N \), and the Johnson noise of \( R_3 \), which is \( \sqrt{(4kTR_3)} \). The Johnson noise of \( R_1 \) is amplified by \(-R_2/R_1\) over a bandwidth of...
1/2\pi R2C2, and the Johnson noise of R2 is not amplified at all but is connected directly to the output over a bandwidth of 1/2\pi R2C2. The current noise of the inverting input, I_{N-}, flows in R2 only, resulting in a voltage at the amplifier output of I_{N-}R2 over a bandwidth of 1/2\pi R2C2.

If we consider these six noise contributions, we see that if R1, R2, and R3 are low, the effect of current noise and Johnson noise will be minimized, and the dominant noise will be the op amp’s voltage noise. As we increase resistance, both Johnson noise and the voltage noise produced by noise currents will rise.

If noise currents are low, Johnson noise will take over from voltage noise as the dominant contributor. Johnson noise, however, rises with the square root of the resistance, while the current noise voltage rises linearly with resistance so, ultimately, as the resistance continues to rise, the voltage due to noise currents will become dominant.

These noise contributions we have analyzed are not affected by whether the input is connected to node A or node B (the other being grounded or connected to some other low impedance voltage source), which is why the noninverting gain \((1 + Z2/Z1)\), which is seen by the voltage noise of the op amp, \(V_N\), is known as the “noise gain.”

Calculating the total output RMS noise of the second-order op amp system requires multiplying each of the six noise voltages by the appropriate gain and integrating over the appropriate frequency as shown in Figure 1-77.

<table>
<thead>
<tr>
<th>NOISE SOURCE EXPRESSED AS A VOLTAGE</th>
<th>MULTIPLY BY THIS FACTOR TO REFER TO OUTPUT</th>
<th>INTEGRATION BANDWIDTH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Johnson noise in R3: (\sqrt{4kTR3})</td>
<td>Noise Gain as a function of frequency</td>
<td>Closed-Loop BW</td>
</tr>
<tr>
<td>Noninverting input current noise flowing in R3: (I_{N+,R3})</td>
<td>Noise Gain as a function of frequency</td>
<td>Closed-Loop BW</td>
</tr>
<tr>
<td>Input voltage noise: (V_N)</td>
<td>Noise Gain as a function of frequency</td>
<td>Closed-Loop BW</td>
</tr>
<tr>
<td>Johnson noise in R1: (\sqrt{4kTR1})</td>
<td>(-R2/R1 ) (Gain from B to output)</td>
<td>1/2\pi R2C2</td>
</tr>
<tr>
<td>Johnson noise in R2: (\sqrt{4kTR2})</td>
<td>1</td>
<td>1/2\pi R2C2</td>
</tr>
<tr>
<td>Inverting input current noise flowing in R2: (I_{N-,R2})</td>
<td>1</td>
<td>1/2\pi R2C2</td>
</tr>
</tbody>
</table>

Figure 1-77: Noise sources referred to the output for a second-order system

The root-sum-square of all the output contributions thus represents the total RMS output noise. Fortunately, this cumbersome exercise may be greatly simplified in most cases by making the appropriate assumptions and identifying the chief contributors.

Although shown, the noise gain for a typical second-order system is repeated in Figure 1-78. It is quite easy to perform the voltage noise integration in two steps, but notice that because of peaking, the majority of the output noise due to the input voltage noise will be determined by the high frequency portion where the noise gain is \(1 + C1/C2\). This type of response is typical of second-order systems.
The noise due to the inverting input current noise, R1, and R2 is only integrated over the bandwidth $1/2\pi R2C2$.

**Op Amp Distortion**

Dynamic range of an op amp may be defined in several ways. The most common are to specify harmonic distortion, total harmonic distortion (THD), or total harmonic distortion plus noise (THD + N).

Other specifications related specifically to communications systems such as intermodulation distortion (IMD), intercept points (IP), spurious free dynamic range (SFDR), multitone power ratio (MTPR) and others are covered thoroughly in Chapter 6, Section 6-4. In this section, only harmonic distortion, THD, and THD + N will be covered.

The distortion components that make up total harmonic distortion are usually calculated by taking the root sum of the squares of the first five or six harmonics of the fundamental. In many practical situations, however, there is negligible error if only the second and third harmonics are included. The definition of THD and THD + N is shown in Figure 1-79.

- $V_s =$ Signal Amplitude (RMS Volts)
- $V_2 =$ Second Harmonic Amplitude (RMS Volts)
- $V_n =$ nth Harmonic Amplitude (RMS Volts)
- $V_{\text{noise}} =$ RMS value of noise over measurement bandwidth

- $\text{THD + N} = \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \ldots + V_n^2 + V_{\text{noise}}^2}}{V_s}$

- $\text{THD} = \sqrt{\frac{V_2^2 + V_3^2 + V_4^2 + \ldots + V_n^2}{V_s^2}}$

*Figure 1-79: Definitions of THD and THD + N*
It is important to note that the THD measurement does not include noise terms, while THD + N does. The noise in the THD + N measurement must be integrated over the measurement bandwidth. In audio applications, the bandwidth is normally chosen to be around 100 kHz. In narrow-band applications, the level of the noise may be reduced by filtering.

On the other hand, harmonics and intermodulation products which fall within the measurement bandwidth cannot be filtered, and therefore may limit the system dynamic range.

**Common-Mode Rejection Ratio (CMRR), Power Supply Rejection Ratio (PSRR)**

If a signal is applied equally to both inputs of an op amp, so that the differential input voltage is unaffected, the output should not be affected. In practice, changes in common-mode voltage will produce changes in output. The op amp common-mode rejection ratio (CMRR) is the ratio of the common-mode gain to differential-mode gain. For example, if a differential input change of Y volts produces a change of 1 V at the output, and a common-mode change of X volts produces a similar change of 1 V, the CMRR is X/Y. When the common-mode rejection ratio is expressed in dB, it is generally referred to as common-mode rejection (CMR). Typical LF CMR values are between 70 dB and 120 dB, but at higher frequencies CMR deteriorates. Many op amp data sheets show a plot of CMR versus frequency, as shown in Figure 1-80 for an OP177 op amp.

![Figure 1-80: OP177 common-mode rejection (CMR)](image)

CMRR produces a corresponding output offset voltage error in op amps configured in the noninverting mode as shown in Figure 1-81.

![Figure 1-81: Calculating offset error due to common-mode rejection ratio (CMRR)](image)
Note inverting mode operating op amps will have negligible CMRR error, as both inputs are held at a ground (or virtual ground), i.e., there is no CM dynamic voltage.

Common-mode rejection ratio can be measured in several ways. The method shown in Figure 1-82 uses four precision resistors to configure the op amp as a differential amplifier, a signal is applied to both inputs, and the change in output is measured—an amplifier with infinite CMRR would have no change in output. The disadvantage inherent in this circuit is that the ratio match of the resistors is as important as the CMRR of the op amp. A mismatch of 0.1% between resistor pairs will result in a CMR of only 66 dB—no matter how good the op amp. Since most op amps have a LF CMR of between 80 dB and 120 dB, it is clear that this circuit is only marginally useful for measuring CMRR (although it does an excellent job in measuring the matching of the resistors).

The slightly more complex circuit, shown in Figure 1-83, measures CMRR without requiring accurately matched resistors. In this circuit, the common-mode voltage is changed by switching the power supply voltages. (This is easy to implement in a test facility, and the same circuit with different supply voltage connections can be used to measure power supply rejection ratio.)
Chapter One

The power supply values shown in the circuit are for a ±15 V DUT op amp, with a common-mode voltage range of ±10 V. Other supplies and common-mode ranges can also be accommodated by changing voltages, as appropriate. The integrating amplifier A1 should have high gain, low $V_{\text{os}}$, and low $I_B$, such as an OP97 family device.

If the supply of an op amp changes, its output should not, but it does. The specification of power supply rejection ratio or PSRR is defined similarly to the definition of CMRR. If a change of X volts in the supply produces the same output change as a differential input change of Y volts, the PSRR on that supply is $X/Y$. The definition of PSRR assumes that both supplies are altered equally in opposite directions—otherwise the change will introduce a common-mode change as well as a supply change, and the analysis becomes considerably more complex. It is this effect that causes apparent differences in PSRR between the positive and negative supplies.

Typical PSR for the OP177 is shown in Figure 1-84. The test setup used to measure CMRR may be modified to measure PSRR as shown in Figure 1-85. The voltages are chosen for a symmetrical power supply change of 1 V. Other values may be used where appropriate.

![Figure 1-84: OP177 power supply rejection](image1)

![Figure 1-85: Test setup for measuring power supply rejection ratio (PSRR)](image2)
Power Supplies and Decoupling

Because op amp PSRR is frequency dependent, op amp power supplies must be well decoupled. At low frequencies, several devices may share a 10 µF–50 µF capacitor on each supply, provided it is no more than 10cm (PC track distance) from any of them.

At high frequencies, each IC should have the supply leads decoupled by a low inductance 0.1 µF (or so) capacitor with short leads/PC tracks. These capacitors must also provide a return path for HF currents in the op amp load. Typical decoupling circuits are shown in Figure 1-86. Further bypassing and decoupling information is found Chapter 7.

Power Supplies and Power Dissipation

Op amps have no ground terminal. Specifications of power supply are quite often in the form ±X Volts, but in fact it might equally be expressed as 2X Volts. What is important is where the CM and output ranges lie relative to the supplies. This information may be provided in tabular form or as a graph.

Data sheets will often advise that an op amp will work over a range of supplies (from +3 V to ±16.5 V for example), and will then give parameters at several values of supply, so that users may extrapolate. If the minimum supply is quite high, it is usually because the device uses a structure requiring a threshold voltage to function (zener diode).

Data sheets also give current consumption. Any current flowing into one supply pin will flow out of the other or out of the output terminal. When the output is open circuit, the dissipation is easily calculated from the supply voltage and current. When current flows in a load, it is easiest to calculate the total dissipation (remember that if the load is grounded to the center rail the load current flows from a supply to ground, not between supplies), and then subtract the load dissipation to obtain the device dissipation. Data sheets normally give details of thermal resistances and maximum junction temperature ratings, from which dissipation limits may be calculated knowing conditions. Details of further considerations relating to power dissipation, heatsinking, and so forth, can be found in Chapter 7, Section 7-5.
Chapter One

References: Op Amp Specifications


This section examines in more detail some of the issues relating to amplifiers for use in precision signal conditioning applications. Although the OP177 op amp is used for the “gold standard” for precision in these discussions, more recent product introductions such as the rail-to-rail output OP777, OP727, and OP747, along with the OP1177, OP2177, and OP4177 offer nearly as good performance in smaller packages.

Precision op amp open-loop gains greater than 1 million are available, along with common-mode and power supply rejection ratios of the same magnitude. Offset voltages of less than 25 µV and offset drift less than 0.1 µV/°C are available in dual supply op amps such as the OP177, however, the performance in single-supply precision bipolar op amps may sometimes fall short of this performance. This is the trade-off that must sometimes be made in low power, low voltage applications. On the other hand, however, modern chopper stabilized op amps provide offsets and offset voltage drifts which cannot be distinguished from noise, and these devices operate on single supplies and provide rail-to-rail inputs and outputs. They, too, come with their own set of problems that are discussed later within this section.

It is important to understand that dc open-loop gain, offset voltage, power supply rejection (PSR), and common-mode rejection (CMR) alone shouldn’t be the only considerations in selecting precision amplifiers. The ac performance of the amplifier is also important, even at “low” frequencies. Open-loop gain, PSR, and CMR all have relatively low corner frequencies; therefore, what may be considered “low” frequency may actually fall above these corner frequencies, increasing errors above the value predicted solely by the dc parameters. For example, an amplifier having a dc open-loop gain of 10 million and a unity-gain crossover frequency of 1 MHz has a corresponding corner frequency of 0.1 Hz. One must therefore consider the open-loop gain at the actual signal frequency. The relationship between the single-pole unity-gain crossover frequency, \( f_u \), the signal frequency, \( f_{sig} \), and the open-loop gain \( A_{VOL(f_{sig})} \) (measured at the signal frequency) is given by:

\[
A_{VOL(f_{sig})} = \frac{f_u}{f_{sig}}
\]

Eq. 1-31

In the example above, the open-loop gain is 10 at 100 kHz, and 100,000 at 10 Hz. Note that the constant gain-bandwidth product concept only holds true for VFB op amps. It doesn’t apply to CFB op amps, but then they are rarely used in precision applications.

Loss of open-loop gain at the frequency of interest can introduce distortion, especially at audio frequencies. Loss of CMR or PSR at the line frequency or harmonics thereof can also introduce errors.

The challenge of selecting the right amplifier for a particular signal conditioning application has been complicated by the sheer proliferation of various types of amplifiers in various processes (Bipolar, Complementary Bipolar, BiFET, CMOS, BiCMOS, and so forth) and architectures (traditional op amps, instrumentation amplifiers, chopper amplifiers, isolation amplifiers, and so forth).

In addition, a wide selection of precision amplifiers which operate on single-supply voltages are now available which complicates the design process even further because of the reduced signal swings and voltage input and output restrictions. Offset voltage and noise are now a more significant portion of the input signal.
Selection guides and parametric search engines, which can simplify this process somewhat, are available on the World Wide Web (www.analog.com) as well as on CDROM. Some general attributes of precision op amps are summarized in Figure 1-87.

- Input Offset Voltage <100µV
- Input Offset Voltage Drift <1µV/°C
- Input Bias Current <2nA
- Input Offset Current <2nA
- DC Open-Loop Gain >1,000,000
- Unity Gain Bandwidth Product, $f_u$ 500kHz − 5MHz
- Always Check Open Loop Gain at Signal Frequency
- 1/f (0.1Hz to 10Hz) Noise <1µV p-p
- Wideband Noise <10nV/√Hz
- CMR, PSR >100dB

Trade-offs:
- Single supply operation
- Low supply currents

**Figure 1-87: Precision op amp characteristics**

**Precision Op Amp Amplifier DC Error Budget Analysis**

In order to develop a concept for the magnitudes of the various errors in a high precision op amp circuit, a simple room temperature analysis for the OP177F is shown in Figure 1-88. The amplifier is connected in the inverting mode with a signal gain of 100. The key data sheet specifications are also shown in the diagram. We assume an input signal of 100 mV fullscale which corresponds to an output signal of 10 V. The various error sources are normalized to full-scale and expressed in parts per million (ppm). Note: parts per million (ppm) error = fractional error \times 10^6 = \% error \times 10^4.

**Figure 1-88: Precision op amp (OP177F) dc error budget analysis**
Note that the offset errors due to $V_{OS}$ and $I_{OS}$ and the gain error due to finite $A_{VOL}$ can be removed with a system calibration. However, the error due to open-loop gain nonlinearity cannot be removed with calibration and produces a relative accuracy error, often called *resolution error*.

A second contributor to resolution error is the 1/f noise. This noise is always present and adds to the uncertainty of the measurement. The overall relative accuracy of the circuit at room temperature is 9ppm, equivalent to ~17 bits of resolution.

It is also useful to compare the performance of a number of single-supply op amps to that of the “gold standard” OP177, and this is done in Figure 1-89 for some representative devices.

Note that the Figure 1-89 amplifier list does not include the category of chopper op amps, which excel in many of the categories. These are covered separately, next.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>$V_{OS}$ max</th>
<th>$V_{OS}$ TC</th>
<th>$A_{VOL}$ min</th>
<th>NOISE (1kHz)</th>
<th>INPUT</th>
<th>OUTPUT</th>
<th>$I_{SV/AMP}$ max</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP293</td>
<td>250µV</td>
<td>2µV/°C</td>
<td>200k</td>
<td>5nV/√Hz</td>
<td>0, 4V</td>
<td>5mV, 4V</td>
<td>20µA</td>
</tr>
<tr>
<td>OP196/296/496</td>
<td>300µV</td>
<td>2µV/°C</td>
<td>150k</td>
<td>26nV/√Hz</td>
<td>R/R</td>
<td>“R/R”</td>
<td>60µA</td>
</tr>
<tr>
<td>OP777</td>
<td>100µV</td>
<td>1.3µV/°C</td>
<td>300k</td>
<td>15nV/√Hz</td>
<td>0, 4V</td>
<td>“R/R”</td>
<td>270µA</td>
</tr>
<tr>
<td>OP191/291/491</td>
<td>700µV</td>
<td>5µV/°C</td>
<td>25k</td>
<td>35nV/√Hz</td>
<td>R/R</td>
<td>“R/R”</td>
<td>350µA</td>
</tr>
<tr>
<td>*AD820/822/824</td>
<td>1000µV</td>
<td>20µV/°C</td>
<td>500k</td>
<td>16nV/√Hz</td>
<td>0, 4V</td>
<td>“R/R”</td>
<td>800µA</td>
</tr>
<tr>
<td>**AD601/2/4</td>
<td>600µV</td>
<td>2µV/°C</td>
<td>20k</td>
<td>33nV/√Hz</td>
<td>R/R</td>
<td>“R/R”</td>
<td>1000µA</td>
</tr>
<tr>
<td>OP184/284/484</td>
<td>150µV</td>
<td>2µV/°C</td>
<td>50k</td>
<td>3.9nV/√Hz</td>
<td>R/R</td>
<td>“R/R”</td>
<td>1350µA</td>
</tr>
<tr>
<td>OP113/213/413</td>
<td>175µV</td>
<td>4µV/°C</td>
<td>2M</td>
<td>4.7nV/√Hz</td>
<td>0, 4V</td>
<td>5mV, 4V</td>
<td>3000µA</td>
</tr>
<tr>
<td>OP177F (±15V)</td>
<td>25µV</td>
<td>0.1µV/°C</td>
<td>5M</td>
<td>10nV/√Hz</td>
<td>N/A</td>
<td>N/A</td>
<td>2000µA</td>
</tr>
</tbody>
</table>

*JFET INPUT  **CMOS  NOTE: Unless Otherwise Stated Specifications are Typical @ 25°C $V_S = 5V$

**Figure 1-89: Precision single-supply op amp performance characteristics**
Chopper Stabilized Amplifiers

For the lowest offset and drift performance, chopper-stabilized amplifiers may be the only solution. The best bipolar amplifiers offer offset voltages of 25 µV and 0.1 µV/ºC drift. Offset voltages less than 5 µV with practically no measurable offset drift are obtainable with choppers, albeit with some penalties.

A basic chopper amplifier circuit is shown in Figure 1-90. When the switches are in the “Z” (auto-zero) position, capacitors C2 and C3 are charged to the amplifier input and output offset voltage, respectively. When the switches are in the “S” (sample) position, $V_{IN}$ is connected to $V_{OUT}$ through the path comprised of R1, R2, C2, the amplifier, C3, and R3. The chopping frequency is usually between a few hundred Hz and several kHz, and it should be noted that because this is a sampling system, the input frequency must be much less than one-half the chopping frequency in order to prevent errors due to aliasing. The R1-C1 combination serves as an antialiasing filter. It is also assumed that after a steady state condition is reached, there is only a minimal amount of charge transferred during the switching cycles. The output capacitor, C4, and the load, $R_L$, must be chosen such that there is minimal $V_{OUT}$ droop during the auto-zero cycle.

![Figure 1-90: Classic chopper amplifier](image)

The basic chopper amplifier of Figure 1-90 can pass only very low frequencies because of the input filtering required to prevent aliasing. In contrast to this, the *chopper-stabilized* architecture shown in Figure 1-91 is most often used in chopper amplifier implementations. In this circuit, A1 is the main amplifier, and A2 is

![Figure 1-91: Modern chopper stabilized op amp](image)
the nulling amplifier. In the sample mode (switches in “S” position), the nulling amplifier, A2, monitors the input offset voltage of A1 and drives its output to zero by applying a suitable correcting voltage at A1’s null pin. Note, however, that A2 also has an input offset voltage, so it must correct its own error before attempting to null A1’s offset. This is achieved in the auto-zero mode (switches in “Z” position) by momentarily disconnecting A2 from A1, shorting its inputs together, and coupling its output to its own null pin. During the auto-zero mode, the correction voltage for A1 is momentarily held by C1. Similarly, C2 holds the correction voltage for A2 during the sample mode. In modern IC chopper-stabilized op amps, the storage capacitors C1 and C2 are on-chip.

Note in this architecture that the input signal is always connected to the output, through A1. The bandwidth of A1 thus determines the overall signal bandwidth, and the input signal is not limited to less than one-half the chopping frequency as in the case of the traditional chopper amplifier architecture. However, the switching action does produce small transients at the chopping frequency, which can mix with the input signal frequency and produce intermodulation distortion.

A patented spread-spectrum technique is used in the AD8571/AD72/AD74 series of single-supply chopper-stabilized op amps, to virtually eliminate intermodulation effects.

These devices use a pseudorandom chopping frequency swept between 2 kHz and 4 kHz. Figure 1-92 compares the intermodulation distortion of a traditional chopper stabilized op amp (AD8551/AD52/AD54, left) that uses a fixed 4 kHz chopping frequency to that of the AD8571/AD72/AD74 (right) that uses the pseudorandom chopping frequency.

![Figure 1-92: Intermodulation product: fixed pseudorandom chopping frequency](image)
Chapter One

A comparison between fixed and pseudorandom chopping on the voltage noise is shown in Figure 1-93. Notice for the fixed chopping frequency, there are distinct peaks in the noise spectrum at the odd harmonics of 4 kHz, whereas with pseudorandom chopping, the spectrum is much more uniform, although the average noise level is higher.

The AD8571/AD8572/AD8574 family of chopper-stabilized op amps offers rail-to-rail input and output single-supply operation, low offset voltage, and low offset drift. As discussed above, the pseudorandom chopping frequency minimizes intermodulation distortion with the input signal. The storage capacitors are internal to the IC, and no external capacitors other than standard decoupling capacitors are required. Key specifications for the devices are given in Figure 1-94.

- Single Supply: 2.7V to 5V
- 1µV Typical Input Offset Voltage
- 0.005µV/°C Typical Input Offset Voltage Drift
- 130dB CMR, PSR
- 750µA Supply Current/Op Amp
- 50µs Overload Recovery Time
- 50nV/√Hz Input Voltage Noise
- Pseudorandom Chopping Frequency
- 1.5MHz Gain-Bandwidth Product
- Single (AD8571), Dual (AD8572) and Quad (AD8574)

Figure 1-94: AD8571/AD72/AD74 chopper-stabilized rail-to-rail input/output amplifiers

It should be noted that extreme care must be taken when applying all of the chopper-stabilized devices. This is because in order to fully realize the full offset and drift performance inherent to the parts, parasitic thermocouple effects in external circuitry must be avoided. See Chapter 4, Section 4-5 for a general discussion of thermocouples, and Chapter 7, Section 7-1 related to passive components.
Noise Considerations for Chopper-Stabilized Op Amps

It is interesting to consider the effects of a chopper amplifier on low frequency 1/f noise. If the chopping frequency is considerably higher than the 1/f corner frequency of the input noise, the chopper-stabilized amplifier continuously nulls out the 1/f noise on a sample-by-sample basis. Theoretically, a chopper op amp therefore has no 1/f noise. However, the chopping action produces wideband noise which is generally much worse than that of a precision bipolar op amp.

Figure 1-95 shows the noise of a precision bipolar amplifier (OP177) versus that of the AD8571/AD72/AD74 chopper-stabilized op amp. The peak-to-peak noise in various bandwidths is calculated for each in the table below the graphs.

Note from the data that as the frequency is lowered, the chopper amplifier noise continues to drop, while the bipolar amplifier noise approaches a limit determined by the 1/f corner frequency and its white noise. Notice that only at very low frequencies (<0.01 Hz) is the chopper noise performance superior to that of the bipolar op amp.

In order to take advantage of the chopper op amp’s lack of 1/f noise, much filtering is required—otherwise the total noise of a chopper will always be worse than a good bipolar op amp. Choppers should therefore be selected on the basis of their low offset and drift—not because of their lack of 1/f noise.
Chapter One

References: Precision Op Amps
Introduction

High speed analog signal processing applications, such as video and communications, require op amps that have wide bandwidth, fast settling time, low distortion and noise, high output current, good dc performance, and operate at low supply voltages. These devices are widely used as gain blocks, cable drivers, ADC pre-amps, current-to-voltage converters, and so forth. Achieving higher bandwidths for less power is extremely critical in today’s portable and battery-operated communications equipment. The rapid progress made over the last few years in high speed linear circuits has hinged not only on the development of IC processes but also on innovative circuit topologies.

The evolution of high speed processes using amplifier bandwidth as a function of supply current as a figure of merit is shown in Figure 1-96. (In the case of duals, triples, and quads, the current per amplifier is used.) Analog Devices BiFET process, which produced the AD712 (3 MHz bandwidth, 3 mA current) yields about 1 MHz per mA.

The CB (Complementary Bipolar) process (AD817, AD847, AD811, and so forth) yields about 10 MHz/mA of supply current. The $f_s$ of the CB process PNP transistors are about 700 MHz, and the NPNs about 900 MHz. The CB process at Analog Devices was introduced in 1985.

The next complementary bipolar process from Analog Devices was a high speed dielectrically isolated process called “XFCB” (eXtra Fast Complementary Bipolar) which was introduced in 1992. This process yields 3 GHz PNPs and 5 GHz matching NPNs, and coupled with innovative circuit topologies allows
op amps to achieve new levels of cost-effective performance at astonishing low quiescent currents. The approximate figure of merit for this process is typically 100 MHz/mA, although the AD8011 op amp is capable of 300 MHz bandwidth on 1 mA of supply current due to its unique two-stage current-feedback architecture described later in this section.

Even faster CB processes have been developed at Analog Devices for low voltage supply products such as “XFCB 1.5” (5 GHz PNP, 9 GHz NPN), and “XFCB 2” (9 GHZ PNP, 16 GHz NPN). The AD8351 differential low distortion RF amplifier (shown on Figure 1-96) is fabricated on “XFCB 1.5” and has a bandwidth of 2 GHz for a gain of 12 dB. It is expected that newer complementary bipolar processes will be optimized for higher f_s.

In order to select intelligently the correct high speed op amp for a given application, an understanding of the various op amp topologies as well as the trade-offs between them is required. The two most widely used topologies are voltage feedback (VFB) and current feedback (CFB). An overview of these topologies has been presented in a previous section, but the following discussion treats the frequency-related aspects of the two topologies in considerably more detail.

Voltage Feedback (VFB) Op Amps

A voltage feedback (VFB) op amp is distinguished from a current feedback (CFB) op amp by circuit topology. The VFB op amp is certainly the most popular in low frequency applications, but the CFB op amp has some advantages at high frequencies. We will discuss CFB in detail later, but first the more traditional VFB architecture.

Early IC voltage feedback op amps were made on “all NPN” processes. These processes were optimized for NPN transistors—the “lateral” PNP transistors had relatively poor performance. Some examples of these early VFB op amps using these poor quality PNPs include the 709, the LM101 and the 741 (see Chapter 8: “Op Amp History”).

Lateral PNPs were generally used only as current sources, level shifters, or for other noncritical functions. A simplified diagram of a typical VFB op amp manufactured on such a process is shown in Figure 1-97.

The input stage is a differential pair (sometimes called a long-tailed pair) consisting of either a bipolar pair (Q1, Q2) or a FET pair. This “g_m” (transconductance) stage converts the small-signal differential input

![Figure 1-97: Voltage feedback (VFB) op amp designed on an “all NPN” IC process](image-url)
voltage, $v$, into a current, $i$, and its transfer function is measured in units of conductance, $1/\Omega$ (or mhos). The small-signal emitter resistance, $r_e$, is approximately equal to the reciprocal of the small-signal $g_m$.

The formula for the small-signal $g_m$ of a single bipolar transistor is given by the following equation:

$$g_m = \frac{1}{r_e} = \frac{q}{kT} \left( \frac{I_c}{2} \right),$$  \hspace{1cm} \text{Eq. 1-32}

where $I_r$ is the differential pair tail current, $I_c$ is the collector quiescent bias current ($I_c = I_r/2$), $q$ is the electron charge, $k$ is Boltzmann’s constant, and $T$ is absolute temperature. At $25^\circ\text{C}$, $V_T = kT/q = 26$ mV (often called the \textit{thermal voltage}, $V_T$).

As we will see shortly, the amplifier unity gain-bandwidth product, $f_u$, is equal to $g_m/2\pi C_p$, where the capacitance $C_p$ is used to set the dominant pole frequency. For this reason, the tail current, $I_T$, is made proportional to absolute temperature (PTAT). This current tracks the variation in $r_e$ with temperature thereby making $g_m$ independent of temperature. It is relatively easy to make $C_p$ reasonably constant over temperature.

The Q2 collector output of the $g_m$ stage drives the emitter of a lateral PNP transistor (Q3). It is important to note that Q3 is not used to amplify the signal, only to level shift, i.e., the signal current variation in the collector of Q2 appears at the collector of Q3. The collector current of Q3 develops a voltage across high impedance node A, and $C_p$ sets the dominant pole of the amplifier. Emitter follower Q4 provides a low impedance output.

The effective load at the high impedance node A can be represented by a resistance, $R_T$ in parallel with the dominant pole capacitance, $C_p$. The small-signal output voltage, $v_{out}$, is equal to the small-signal current, $i$, multiplied by the impedance of the parallel combination of $R_T$ and $C_p$.

Figure 1-98 shows a simple model for the single-stage amplifier and the corresponding Bode plot. The Bode plot is conveniently constructed on a log-log scale.
Chapter One

The low frequency breakpoint, \( f_0 \), is given by:

\[
f_0 = \frac{1}{2 \pi R_T C_p}
\]

Eq. 1-34

Note that the high frequency response is determined solely by \( g_m \) and \( C_p \):

\[
v_{out} = v \cdot \frac{g_m}{j \omega C_p}
\]

Eq. 1-35

The unity gain bandwidth frequency, \( f_u \), occurs where \(|v_{out}| = |v|\). Letting \( \omega = 2 \pi f_u \) and \(|v_{out}| = |v|\), Eq. 1-35 can be solved for \( f_u \),

\[
f_u = \frac{g_m}{2 \pi C_p}
\]

Eq. 1-36

We can use feedback theory to derive the closed-loop relationship between the circuit’s signal input voltage, \( v_{in} \), and its output voltage, \( v_{out} \):

\[
\frac{v_{out}}{v_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + j \omega C_p \left(\frac{1 + \frac{R_2}{R_1}}{g_m}\right)}
\]

Eq. 1-37

At the op amp 3 dB closed-loop bandwidth frequency, \( f_{cl} \), the following is true:

\[
\frac{2 \pi f_{cl} C_p}{g_m} \left(1 + \frac{R_2}{R_1}\right) = 1, \text{ and hence}
\]

Eq. 1-38

\[
f_{cl} = \frac{g_m}{2 \pi C_p} \left(\frac{1}{1 + \frac{R_2}{R_1}}\right), \text{ or}
\]

Eq. 1-39

\[
f_{cl} = \frac{f_u}{1 + \frac{R_2}{R_1}}
\]

Eq. 1-40

This demonstrates the fundamental property of VFB op amps: The closed-loop bandwidth multiplied by the closed-loop gain is a constant, i.e., the VFB op amp exhibits a constant gain-bandwidth product over most of the usable frequency range.

As noted previously, some VFB op amps (called decompensated) are not stable at unity gain, but designed to be operated at some minimum (higher) amount of closed-loop gain. However, even for these op amps, the gain bandwidth product is still relatively constant over the region of stability.

Now, consider the following typical example: \( I_T = 100 \mu A \), \( C_p = 2 \text{ pF} \). We find that:

\[
g_m = \frac{I_T / 2}{V_T} = \frac{50 \mu A}{26 \text{ mV}} = \frac{1}{520 \Omega}
\]

Eq. 1-41
Now, we must consider the large-signal response of the circuit. The slew-rate, SR, is simply the total available charging current, $I_{t}/2$, divided by the dominant pole capacitance, $C_p$. For the example under consideration,

$$I = C_p \frac{dv}{dt}, \frac{dv}{dt} = SR, \ SR = \frac{I}{C_p}$$  \hspace{1cm} \text{Eq. 1-43}$$

$$SR = \frac{I_{t}/2}{C_p} = \frac{50\mu A}{2\text{pF}} = 25V/\mu s$$  \hspace{1cm} \text{Eq. 1-44}$$

The full-power bandwidth (FPBW) of the op amp can now be calculated from the formula:

$$\text{FPBW} = \frac{SR}{2\pi A} = \frac{25V/\mu s}{2\pi \cdot 1V} = 4\text{MHz}$$  \hspace{1cm} \text{Eq. 1-45}$$

where $A$ is the peak amplitude of the output signal. If we assume a 2 V peak-to-peak output sinewave (certainly a reasonable assumption for high speed applications), then we obtain a FPBW of only 4 MHz, even though the small-signal unity gain bandwidth product is 153 MHz. For a 2 V p-p output sinewave, distortion will begin to occur much lower than the actual FPBW frequency. We must increase the SR by a factor of about 40 in order for the FPBW to equal 153 MHz. The only way to do this is to increase the tail current, $I_{t}$, of the input differential pair by the same factor. This implies a bias current of 4 mA in order to achieve a FPBW of 160 MHz. We are assuming that $C_p$ is a fixed value of 2 pF and cannot be lowered by design. These calculations are summarized in Figure 1-99.

- Assume that $I_t = 100\mu A$, $C_p = 2\text{pF}$
  
  $$g_m = \frac{I_c}{V_T} = \frac{50\mu A}{26mV} = \frac{1}{520\Omega}$$
  
  $$f_u = \frac{g_m}{2\pi C_p} = 153\text{MHz}$$

- Slew Rate = SR =
  
  But for 2V peak-peak output (A = 1V)
  
  $$\text{FPBW} = \frac{SR}{2\pi A} = 4\text{MHz}$$

- Must increase $I_t$ to 4mA to get FPBW = 160MHz

- Reduce $g_m$ by adding emitter degeneration resistors

**Figure 1-99: VFB op amp bandwidth and slew rate calculations**

In practice, the FPBW of the op amp should be approximately 5 to 10 times the maximum output frequency in order to achieve acceptable distortion performance (typically 55 dBc–80 dBc @ 5 MHz to 20 MHz, but actual system requirements vary widely).

Notice, however, that increasing the tail current causes a proportional increase in $g_m$ and hence $f_u$. In order to prevent possible instability due to the large increase in $f_u$, $g_m$ can be reduced by inserting resistors in
series with the emitters of Q1 and Q2 (this technique, called *emitter degeneration*, also serves to linearize the $g_m$ transfer function and thus also lowers distortion).

This analysis points out that a major inefficiency of conventional bipolar voltage feedback op amps is their inability to achieve high slew rates without proportional increases in quiescent current (assuming that $C_p$ is fixed, and has a reasonable minimum value of 2 pF or 3 pF).

This of course is not meant to say that high speed op amps designed using this architecture are deficient, just that circuit design techniques are available that allow equivalent performance at much lower quiescent currents. This is extremely important in portable battery-operated equipment where every milliwatt of power dissipation is critical.

**VFB Op Amps Designed on Complementary Bipolar Processes**

With the advent of complementary bipolar (CB) processes having high quality PNP transistors as well as NPNs, VFB op amp configurations such as the one shown in the simplified diagram in Figure 1-100 became popular.

Notice that the input differential pair (Q1, Q2) is loaded by a current mirror (Q3 and D1). We show D1 as a diode for simplicity, but it is actually a diode-connected PNP transistor (matched to Q3) with the base and collector connected to each other. This simplification will be used in many of the circuit diagrams to follow in this section. The common emitter transistor, Q4, provides a second voltage gain stage.

Since the PNP transistors are fabricated on a complementary bipolar process, they are high quality and matched to the NPNs, and therefore suitable for voltage gain. The dominant pole of the Figure 1-100 amplifier is set by $C_p$ and the combination of the gain stage, Q4, and local feedback capacitor $C_p$ is often referred to as a *Miller Integrator*. The unity gain output buffer is usually a complementary emitter follower.

A model for this two-stage VFB op amp is shown in Figure 1-101. Notice that the unity gain bandwidth frequency, $f_u$, is still determined by the input stage $g_m$ and the dominant pole capacitance, $C_p$. The second gain stage increases the dc open-loop gain, but maximum slew rate is still limited by the input stage tail current as: $SR = I_T/C_p$.

A two-stage amplifier topology such as this is widely used throughout the IC industry in VFB op amps, both precision and high speed. It can be recalled that a similar topology with a dual FET input stage was used in the early high speed, fast settling FET modular op amps (see Chapter 8: “Op Amp History”).
Another popular VFB op amp architecture is the *folded cascode* as shown in Figure 1-102. An industry-standard video amplifier family (the AD847) is based on this architecture. This circuit also takes advantage of the fast PNPs available on a CB process. The differential signal currents in the collectors of Q1 and Q2 are fed to the emitters of a PNP cascode transistor pair (hence the term *folded cascode*). The collectors of Q3 and Q4 are loaded with the current mirror, D1 and Q5, and voltage gain is developed at the Q4–Q5 node. This single-stage architecture uses the junction capacitance at the high impedance node for compensation ($C_{STRAY}$). Some variations of the design bring this node to an external pin so that additional external capacitance can be added if desired.

With no emitter degeneration resistors in Q1 and Q2, and no additional external compensating capacitance, this circuit is only stable for high closed-loop gains. However, unity gain compensated versions of this family are available with the appropriate amount of emitter degeneration.
The availability of JFETs on a CB process allows not only low input bias current but also improvements in the slew rate trade-off, which must be made between $g_m$ and $I_T$ found in bipolar input stages. Figure 1-103 shows a simplified diagram of the AD845 16 MHz op amp. JFETs have a much lower $g_m$ per mA of tail current than a bipolar transistor. This lower $g_m$ of the FET allows the input tail current (hence the slew rate) to be increased, without having to increase $C_p$ to maintain stability.

A New VFB Op Amp Architecture for “Current-on-Demand” Performance, Lower Power, and Improved Slew Rate

Until recently, op amp designers had to make the above trade-offs between the input $g_m$ stage quiescent current and the slew rate and distortion performance. ADI has patented a circuit core that supplies current-on-demand, to charge and discharge the dominant pole capacitor, $C_p$, while allowing the quiescent current to be small. The additional current is proportional to the fast slewing input signal and adds to the quiescent current.

A simplified diagram of the basic core cell is shown in Figure 1-104. The quad-core ($g_m$ stage) consists of transistors Q1, Q2, Q3, and Q4 with their emitters connected together as shown. Consider a positive step voltage on the inverting input. This voltage produces a proportional current in Q1 that is mirrored into $C_p$ by Q5. The current through Q1 also flows through Q4 and $C_p$.

At the dynamic range limit, Q2 and Q3 are correspondingly turned off. Notice that the charging and discharging current for $C_{p1}$ and $C_{p2}$ is not limited by the quad core bias current. In practice, however, small current-limiting resistors are required forming an “H” resistor network as shown. Q7 and Q8 form the second gain stage (driven differentially from the collectors of Q5 and Q6), and the output is buffered by a unity-gain complementary emitter follower (X1).
The quad core configuration is patented (see Reference 1), as well as the circuits that establish the quiescent bias currents (not shown in Figure 1-104). A number of new VFB op amps using this proprietary configuration have been released and have unsurpassed high frequency low distortion performance, bandwidth, and slew rate at the indicated quiescent current levels as shown in Figure 1-105.

### Listed in Order of Decreasing Supply Current

<table>
<thead>
<tr>
<th>PART #</th>
<th>(I_{SV} / \text{AMP} )</th>
<th>BANDWIDTH</th>
<th>SLEWRATE</th>
<th>DISTORTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD9631/32 (1)</td>
<td>17mA</td>
<td>320MHz</td>
<td>1300V/\mu s</td>
<td>--72dBc@20MHz</td>
</tr>
<tr>
<td>AD8074/75 (3)</td>
<td>8mA</td>
<td>600MHz</td>
<td>1600V/\mu s</td>
<td>--62dBc@20MHz</td>
</tr>
<tr>
<td>AD8047/48 (1)</td>
<td>5.8mA</td>
<td>250MHz</td>
<td>750V/\mu s</td>
<td>--66dBc@5MHz</td>
</tr>
<tr>
<td>AD8041 (1)</td>
<td>5.2mA</td>
<td>160MHz</td>
<td>160V/\mu s</td>
<td>--69dBc@10MHz</td>
</tr>
<tr>
<td>AD8042 (2)</td>
<td>5.2mA</td>
<td>160MHz</td>
<td>200V/\mu s</td>
<td>--64dBc@10MHz</td>
</tr>
<tr>
<td>AD8044 (3)</td>
<td>2.8mA</td>
<td>150MHz</td>
<td>150V/\mu s</td>
<td>--75dBc@5MHz</td>
</tr>
<tr>
<td>AD8039 (2)</td>
<td>1.5mA</td>
<td>300MHz</td>
<td>425V/\mu s</td>
<td>--65dBc@5MHz</td>
</tr>
<tr>
<td>AD8031 (1)</td>
<td>0.75mA</td>
<td>80MHz</td>
<td>30V/\mu s</td>
<td>--62dBc@1MHz</td>
</tr>
<tr>
<td>AD8032 (2)</td>
<td>0.75mA</td>
<td>80MHz</td>
<td>30V/\mu s</td>
<td>--72dBc@1MHz</td>
</tr>
</tbody>
</table>

Number in ( ) indicates single, dual, triple, or quad

Figure 1-105: High speed VFB op amps

The AD9631, AD8074, and AD8047 are optimized for a gain of +1, while the AD9632, AD8075, and AD8048 for a gain of +2.

The same quad-core architecture is used as the second stage of the AD8041 rail-to-rail output, zero-volt input single-supply op amp. The input stage is a differential PNP pair which allows the input common-mode signal to go about 200 mV below the negative supply rail. The AD8042 and AD8044 are dual and quad versions of the AD8041.
Current Feedback (CFB) Op Amps

We will now examine in more detail the current feedback (CFB) op amp topology which is very popular in high speed op amps. As mentioned previously, the circuit concepts were introduced decades ago; however, modern high speed complementary bipolar processes are required to take full advantage of the architecture.

It has long been known that in bipolar transistor circuits, currents can be switched faster than voltages, other things being equal. This forms the basis of nonsaturating emitter-coupled logic (ECL) and devices such as current-output DACs. Maintaining low impedances at the current switching nodes helps to minimize the effects of stray capacitance, one of the largest detriments to high speed operation. The current mirror is a good example of how currents can be switched with a minimum amount of delay.

The current feedback op amp topology is simply an application of these fundamental principles of current steering. A simplified CFB op amp is shown in Figure 1-106. The noninverting input is high impedance and is buffered directly to the inverting input through the complementary emitter follower buffers Q1 and Q2. Note that the inverting input impedance is very low (typically 10 Ω to 100 Ω), because of the low emitter resistance (ideally, would be zero). This is a fundamental difference between a CFB and a VFB op amp, and also a feature that gives the CFB op amp some unique advantages.

The collector outputs of Q1 and Q2 drive current mirrors, which mirror the inverting input current to the high impedance node, modeled by $R_T$ and $C_p$. The high impedance node is buffered by a complementary unity gain emitter follower. Feedback from the output to the inverting input acts to force the inverting input current to zero, hence the term *Current Feedback*. Note that in a ideal case, for zero inverting input impedance, no small-signal voltage can exist at this node, only small-signal current.

Now, consider a positive step voltage applied to the noninverting input of the CFB op amp. Q1 immediately sources a proportional current into the external feedback resistors creating an *error* current, which is mirrored to the high impedance node by Q3. The voltage developed at the high impedance node is equal to this current multiplied by the equivalent impedance. This is where the term *transimpedance* op amp originated, since the transfer function is an impedance, rather than a unitless voltage ratio as in a traditional VFB op amp.
Note also that the error current delivered to the high impedance node is not limited by the input stage tail current. In other words, unlike a conventional VFB op amp, there is no slew rate limitation in an ideal CFB op amp. The current mirrors supply current-on-demand from the power supplies. The negative feedback loop then forces the output voltage to a value that reduces the inverting input error current to zero.

The model for a CFB op amp is shown in Figure 1-107, along with the corresponding Bode plot. The Bode plot is plotted on a log-log scale, and the open-loop gain is expressed as a transimpedance, T(s), with units of ohms.

The finite output impedance of the input buffer is modeled by $R_O$. The input error current is $i$. By applying the principles of negative feedback, we can derive the expression for the op amp transfer function:

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + j\omega C P R_2 \left(1 + \frac{R_o}{R_2} + \frac{R_o}{R_1}\right)}$$  \hspace{1cm} \text{Eq. 1-46}

At the op amp 3 dB closed-loop bandwidth frequency, $f_{cl}$, the following is true:

$$2 \pi f_{cl} C_P R_2 \left(1 + \frac{R_o}{R_2} + \frac{R_o}{R_1}\right) = 1$$  \hspace{1cm} \text{Eq. 1-47}

$$f_{cl} = \frac{1}{2 \pi C_P R_2 \left(1 + \frac{R_o}{R_2} + \frac{R_o}{R_1}\right)}$$  \hspace{1cm} \text{Eq. 1-48}

For the condition $R_o << R_2$ and $R_1$, the equation simply reduces to:

$$f_{cl} = \frac{1}{2 \pi C_P R_2}$$  \hspace{1cm} \text{Eq. 1-49}
Chapter One

Examination of this equation quickly reveals that the closed-loop bandwidth of a CFB op amp is determined by the internal dominant pole capacitor, $C_p$, and the external feedback resistor, $R_2$, and is independent of the gain-setting resistor, $R_1$. This ability to maintain constant bandwidth independent of gain makes CFB op amps ideally suited for wideband programmable gain amplifiers.

Because the closed-loop bandwidth is inversely proportional to the external feedback resistor, $R_2$, a CFB op amp is usually optimized for a specific $R_2$. Increasing $R_2$ from its optimum value lowers the bandwidth, and decreasing it may lead to oscillation and instability because of high frequency parasitic poles.

The frequency response of the AD8011 CFB op amp is shown in Figure 1-108 for various closed-loop values of gain (+1, +2, and +10). Note that even at a gain of +10, the closed-loop bandwidth is still greater than 100 MHz. The peaking that occurs at a gain of +1 is typical of wideband CFB op amps used in the noninverting mode, and is due primarily to stray capacitance at the inverting input. This peaking can be reduced by sacrificing bandwidth, by using a slightly larger feedback resistor.

![Figure 1-108: AD8011 frequency response, G = +1, +2, +10](image)

The AD8011 CFB op amp (introduced in 1995) still represents state-of-the-art performance, and key specifications are shown in Figure 1-109.

- 1mA Power Supply Current (+5V or ±5V)
- 300MHz Bandwidth (G = +1)
- 2000 V/µs Slew Rate
- 29ns Settling Time to 0.1%
- Video Specifications (G = +2)
  - Differential Gain Error 0.02%
  - Differential Phase Error 0.06°
  - 25MHz 0.1dB Bandwidth
- Distortion
  - –70dBc @ 5MHz
  - –62dBc @ 20MHz
- Fully Specified for ±5V or +5V Operation

![Figure 1-109: AD8011 key specifications](image)
Traditional current feedback op amps have been limited to a single gain stage, using current-mirrors. The AD8011 (and also others in this family) unlike traditional CFB op amps, use a two-stage gain configuration, as shown in Figure 1-110.

![Simplified two-stage current feedback op amp](image)

Until the advent of the AD8011, fully complementary two-gain stage CFB op amps had been impractical because of their high power dissipation. The AD8011 employs a patented (see Reference 2) second gain stage consisting of a pair of complementary amplifiers (Q3 and Q4). Note that they are not connected as current mirrors but as grounded-emitter gain stages. The detailed design of current sources (I1 and I2), and their respective bias circuits are the key to the success of the two-stage CFB circuit; they keep the amplifier’s quiescent power low, yet are capable of supplying current-on-demand for wide current excursions required during fast slewing.

A further advantage of the two-stage amplifier is the higher overall bandwidth (for the same power), which means lower signal distortion and the ability to drive heavier external loads.

Thus far, we have learned several key features of CFB op amps. The most important is that for a given complementary bipolar IC process, CFB generally yields higher FPBW (hence lower distortion) than VFB for the same amount of quiescent supply current. This is because there is practically no slew-rate limiting in CFB. Because of this, the full power bandwidth and the small signal bandwidth are approximately the same.

The second important feature is that the inverting input impedance of a CFB op amp is very low. This is advantageous when using the op amp in the inverting mode as an I/V converter, because there is less sensitivity to inverting input capacitance than with VFB.

The third feature is that the closed-loop bandwidth of a CFB op amp is determined by the value of the internal \(C_p\) capacitor and the external feedback resistor \(R_2\) and is relatively independent of the gain-setting resistor \(R_1\).
Chapter One

The performance for a selected group of current feedback op amps is shown in Figure 1-111. Note that the op amps are listed in order of decreasing power supply current.

<table>
<thead>
<tr>
<th>PART #</th>
<th>( I_{\text{SUP/AMP}} )</th>
<th>BANDWIDTH</th>
<th>SLEW RATE</th>
<th>DISTORTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD8009</td>
<td>14mA</td>
<td>1000MHz</td>
<td>5500V/\mu s</td>
<td>~80dBc@5MHz</td>
</tr>
<tr>
<td>AD8023</td>
<td>10mA</td>
<td>250MHz</td>
<td>1200V/\mu s</td>
<td>( \Delta G = 0.06% ), ( \Delta \phi = 0.02^\circ )</td>
</tr>
<tr>
<td>AD8001</td>
<td>5.0mA</td>
<td>600MHz</td>
<td>1200V/\mu s</td>
<td>~65dBc@5MHz</td>
</tr>
<tr>
<td>AD8002</td>
<td>5.0mA</td>
<td>600MHz</td>
<td>1200V/\mu s</td>
<td>~65dBc@5MHz</td>
</tr>
<tr>
<td>AD8004</td>
<td>3.5mA</td>
<td>250MHz</td>
<td>3000V/\mu s</td>
<td>~78dBc@5MHz</td>
</tr>
<tr>
<td>AD8013</td>
<td>4.0mA</td>
<td>140MHz</td>
<td>1000V/\mu s</td>
<td>( \Delta G = 0.02% ), ( \Delta \phi = 0.06^\circ )</td>
</tr>
<tr>
<td>AD8072</td>
<td>3.5mA</td>
<td>100MHz</td>
<td>500V/\mu s</td>
<td>( \Delta G = 0.05% ), ( \Delta \phi = 0.1^\circ )</td>
</tr>
<tr>
<td>AD8073</td>
<td>3.5mA</td>
<td>100MHz</td>
<td>500V/\mu s</td>
<td>( \Delta G = 0.05% ), ( \Delta \phi = 0.1^\circ )</td>
</tr>
<tr>
<td>AD8012</td>
<td>1.7mA</td>
<td>350MHz</td>
<td>2250V/\mu s</td>
<td>~66dBc@5MHz</td>
</tr>
<tr>
<td>AD8014</td>
<td>1.2mA</td>
<td>400MHz</td>
<td>4000V/\mu s</td>
<td>~70dBc@5MHz</td>
</tr>
<tr>
<td>AD8011</td>
<td>1.0mA</td>
<td>300MHz</td>
<td>5500V/\mu s</td>
<td>~70dBc@5MHz</td>
</tr>
<tr>
<td>AD8005</td>
<td>0.4mA</td>
<td>270MHz</td>
<td>1500/\mu s</td>
<td>~53dBc@5MHz</td>
</tr>
</tbody>
</table>

Number in ( ) Indicates Single, Dual, Triple, or Quad

Figure 1-111: Performance of selected CFB op amps

Figure 1-112 summarizes the general characteristics of CFB op amps.

- CFB yields higher FPBW and lower distortion than VFB for the same process and power dissipation
- Inverting input impedance of a CFB op amp is low, noninverting input impedance is high
- Closed-loop bandwidth of a CFB op amp is determined by the internal dominant-pole capacitance and the external feedback resistor, independent of the gain-setting resistor

Figure 1-112: Summary: CFB op amps

Effects of Feedback Capacitance in Op Amps

It is quite common to use a capacitor in the feedback loop of a VFB op amp, to shape the frequency response as in a simple single-pole lowpass filter shown in Figure 1-113A. The resulting noise gain is plotted on a Bode plot to analyze stability and phase margin. Stability of the system is determined by the net slope of the noise gain and the open-loop gain where they intersect.

For unconditional stability, the noise gain plot must intersect the open-loop response with a net slope of less than 12 dB/octave. In this case, the net slope where they intersect is 6 dB/octave, indicating a stable condition. Notice for the case drawn in Figure 1-113A, the second pole in the frequency response occurs at a considerably higher frequency than \( f_o \).

110
In the case of the CFB op amp (Figure 1-113B), the same analysis is used, except that the open-loop transimpedance gain, $T(s)$, is used to construct the Bode plot.

The definition of noise gain (for the purposes of stability analysis) for a CFB op amp, however, must be redefined in terms of a current noise source attached to the inverting input as shown in Figure 1-114. This current is reflected to the output by an impedance, which we define to be the “current noise gain” of a CFB op amp:

$$
\text{“CURRENT NOISE GAIN”} \equiv R_o + Z_2 \left(1 + \frac{R_o}{Z_1}\right) 
$$

Eq. 1-50

Figure 1-114: Current “noise gain” definition for CFB op amp for use in stability analysis
Now, return to Figure 1-113B, and observe the CFB current noise gain plot. At low frequencies, the CFB current noise gain is simply $R_2$ (making the assumption that $R_o$ is much less than $Z_1$ or $Z_2$. The first pole is determined by $R_2$ and $C_2$. As the frequency continues to increase, $C_2$ becomes a short circuit, and all the inverting input current flows through $R_o$ (again refer to Figure 1-114).

A CFB op amp is normally optimized for best performance for a fixed feedback resistor, $R_2$. Additional poles in the transimpedance gain, $T(s)$, occur at frequencies above the closed-loop bandwidth, $f_{cl}$, (set by $R_2$). Note that the intersection of the CFB current noise gain with the open-loop $T(s)$ occurs where the slope of the $T(s)$ function is 12 dB/octave. This indicates instability and possible oscillation.

It is for this reason that CFB op amps are not suitable in configurations that require capacitance in the feedback loop, such as simple active integrators or low-pass filters.

They can, however, be used in certain active filters, such as the Sallen-Key configuration shown in Figure 1-115, which do not require capacitance in the feedback network.

![Figure 1-115: The Sallen-Key filter configuration](image)

On the other hand, VFB op amps do make very flexible active filters. A multiple feedback 20 MHz low-pass filter example using an AD8048 op amp is shown in Figure 1-116.

![Figure 1-116: Multiple feedback 20 MHz low-pass filter using the AD8048 VFB op amp](image)

In general, an active filter amplifier should have a bandwidth that is at least 10 times the bandwidth of the filter, if problems due to phase shift of the amplifier are to be avoided. (The AD8048 has a bandwidth of over 200 MHz in this configuration.)

Design details of the filter design can be found on the AD8048 data sheet. Further discussions on active filter design are included in Chapter 5 of this book.
**High Speed Current-to-Voltage Converters, and the Effects of Inverting Input Capacitance**

Fast op amps are useful as current-to-voltage converters in such applications as high speed photodiode pre-amplifiers and current-output DAC buffers. A typical application using a VFB op amp as an I/V converter is shown in Figure 1-117.

The net input capacitance, \( C_1 \), forms a pole at a frequency \( f_p \) in the noise gain transfer function as shown in the Bode plot, and is given by:

\[
f_p = \frac{1}{2 \pi R_2 C_1}
\]

Eq. 1-51

If left uncompensated, the phase shift at the frequency of intersection, \( f_x \), will cause instability and oscillation. Introducing a zero at \( f_x \) by adding feedback capacitor \( C_2 \) stabilizes the circuit and yields a phase margin of about 45°.

The location of the zero is given by:

\[
f_x = \frac{1}{2 \pi R_2 C_2}
\]

Eq. 1-52

Although the addition of \( C_2 \) actually decreases the pole frequency slightly, this effect is negligible if \( C_2 \ll C_1 \). The frequency \( f_x \) is the geometric mean of \( f_p \) and the unity-gain bandwidth frequency of the op amp, \( f_u \),

\[
f_x = \sqrt{f_p \cdot f_u}
\]

Eq. 1-53

Combining Eq. 1-52 and Eq. 1-53 and solving for \( C_2 \) yields:

\[
C_2 = \sqrt{\frac{C_1}{2 \pi R_2 f_u}}
\]

Eq. 1-54
This value of $C_2$ will yield a phase margin of about $45^\circ$. Increasing the capacitor by a factor of 2 increases the phase margin to about $65^\circ$ (see Reference 3).

In practice, the optimum value of $C_2$ may be optimized experimentally by varying it slightly, to optimize the output pulse response.

A similar analysis can be applied to a CFB op amp as shown in Figure 1-118. In this case, however, the low inverting input impedance, $R_O$, greatly reduces the sensitivity to input capacitance. In fact, an ideal CFB with zero input impedance would be totally insensitive to any amount of input capacitance.

The pole caused by $C_1$ occurs at a frequency $f_p$:

$$f_p = \frac{1}{2\pi (R_0 \parallel R_2)C_1} \approx \frac{1}{2\pi R_0 C_1} \quad \text{Eq. 1-55}$$

This pole frequency will generally be much higher than the case for a VFB op amp, and the pole can be ignored completely if it occurs at a frequency greater than the closed-loop bandwidth of the op amp.

We next introduce a compensating zero at the frequency $f_x$ by inserting the capacitor $C_2$:

$$f_x = \frac{1}{2\pi R_2 C_2} \quad \text{Eq. 1-56}$$

As in the case for VFB, $f_x$ is the geometric mean of $f_p$ and $f_{cl}$:

$$f_x = \sqrt{f_p \cdot f_{cl}} \quad \text{Eq. 1-57}$$

Combining Eq. 1-56 and Eq. 1-57 and solving for $C_2$ yields:

$$C_2 = \sqrt[2]{\frac{R_0}{R_2}} \sqrt[2]{\frac{C_1}{2\pi R_2 f_{cl}}} \quad \text{Eq. 1-58}$$

There is a significant advantage in using a CFB op amp in this configuration as can be seen by comparing Eq. 1-58 with the similar equation for $C_2$ required for a VFB op amp, Eq. 1-54. If the unity-gain bandwidth
product of the VFB is equal to the closed-loop bandwidth of the CFB (at the optimum R2), then the size of the CFB compensation capacitor, C2, is reduced by a factor of \( \sqrt{\frac{R2}{R_o}} \).

A comparison in an actual application is shown in Figure 1-119. The full scale output current of the DAC is 4 mA, the net capacitance at the inverting input of the op amp is 20 pF, and the feedback resistor is 500 Ω.

In the case of the VFB op amp, the pole due to C1 occurs at 16 MHz. A compensating capacitor of 5.6 pF is required for 45° of phase margin, and the signal bandwidth is 57 MHz.

For the CFB op amp, however, because of the low inverting input impedance \( (R_o = 50 \, \Omega) \), the pole occurs at 160 MHz, the required compensation capacitor is about 1.8 pF, and the corresponding signal bandwidth is 176 MHz. In practice, the pole frequency is so close to the closed-loop bandwidth of the op amp that it could probably be left uncompensated.

It should be noted that a CFB op amp’s relative insensitivity to inverting input capacitance is when it is used in the inverting mode. In the noninverting mode, however, even a few picofarads of stray capacitance on the inverting input can cause significant gain peaking and potential instability.

Another advantage of the low inverting input impedance of the CFB op amp is when it is used as an I/V converter to buffer the output of a high speed current output DAC. When a step function current (or DAC switching glitch) is applied to the inverting input of a VFB op amp, it can produce a large voltage transient until the signal can propagate through the op amp to its output and negative feedback is regained. Back-to-back Schottky diodes are often used to limit this voltage swing as shown in Figure 1-120. These diodes must be low capacitance, small geometry devices because their capacitance adds to the total input capacitance.

For the CFB op amp, the full scale output current of the DAC is 4 mA, the net capacitance at the inverting input of the op amp is 20 pF, and the feedback resistor is 500 Ω.

In the case of the VFB op amp, the pole due to C1 occurs at 16 MHz. A compensating capacitor of 5.6 pF is required for 45° of phase margin, and the signal bandwidth is 57 MHz.

For the CFB op amp, however, because of the low inverting input impedance \( (R_o = 50 \, \Omega) \), the pole occurs at 160 MHz, the required compensation capacitor is about 1.8 pF, and the corresponding signal bandwidth is 176 MHz. In practice, the pole frequency is so close to the closed-loop bandwidth of the op amp that it could probably be left uncompensated.

It should be noted that a CFB op amp’s relative insensitivity to inverting input capacitance is when it is used in the inverting mode. In the noninverting mode, however, even a few picofarads of stray capacitance on the inverting input can cause significant gain peaking and potential instability.

Another advantage of the low inverting input impedance of the CFB op amp is when it is used as an I/V converter to buffer the output of a high speed current output DAC. When a step function current (or DAC switching glitch) is applied to the inverting input of a VFB op amp, it can produce a large voltage transient until the signal can propagate through the op amp to its output and negative feedback is regained. Back-to-back Schottky diodes are often used to limit this voltage swing as shown in Figure 1-120. These diodes must be low capacitance, small geometry devices because their capacitance adds to the total input capacitance.
A CFB op amp, on the other hand, presents a low impedance \( R_O \) to fast switching currents even before the feedback loop is closed, thereby limiting the voltage excursion without the requirement of the external diodes. This greatly improves the settling time of the I/V converter.

**Noise Comparisons between VFB and CFB Op Amps**

In most applications of high speed op amps, it is generally the total output RMS noise that is of interest. Because of the high bandwidths involved, the chief contributor to the output RMS noise is therefore the white noise, and the 1/f noise is negligible.

Typical high speed op amps with bandwidths greater than 150 MHz or so, and bipolar VFB input stages, have input voltage noises ranging from about 2 nV to \( 20 \text{nV/}\sqrt{\text{Hz}} \).

For a VFB op amp, the inverting and noninverting input current noise are typically equal, and almost always uncorrelated. Typical values for wideband VFB op amps range from \( 0.5 \text{pA/}\sqrt{\text{Hz}} \) to \( 5 \text{pA/}\sqrt{\text{Hz}} \). The input current noise of a bipolar input stage is increased when input bias-current compensation generators are added, because their current noise is not correlated, and therefore adds (in an RSS manner) to the intrinsic current noise of the bipolar stage. However, bias current compensation is rarely used in high speed op amps.

The input voltage noise in CFB op amps tends to be lower than for VFB op amps having the same approximate bandwidth. This is because the input stage in a CFB op amp is usually operated at a higher current, thereby reducing the emitter resistance and hence the voltage noise. Typical values for CFB op amps range from about 1 nV to \( 5 \text{nV/}\sqrt{\text{Hz}} \).

The input current noise of CFB op amps tends to be larger than for VFB op amps because of the generally higher bias current levels. The inverting and noninverting current noise of a CFB op amp is usually different because of the unique input architecture, and are specified separately. In most cases, the inverting input current noise is the larger of the two. Typical input current noise for CFB op amps ranges from 5 pA to \( 40 \text{pA/}\sqrt{\text{Hz}} \). This can often be dominant, except in cases of very high gain, when \( R_1 \) is small.

The noise sources that dominate the output noise are highly dependent on the closed-loop gain of the op amp and the values of the feedback and feedforward resistors. For high values of closed-loop gain, the op amp voltage noise will tend be the chief contributor to the output noise. At low gains, the effects of the input current noise must also be considered, and may dominate, especially in the case of a CFB op amp.

Feedforward/feedback resistors in high speed op amp circuits may range from less than 100 Ω to more than 1 kΩ, so it is difficult to generalize about their contribution to the total output noise without knowing the specific values and the closed-loop gain.

The best way to make the noise calculations is to write a simple computer program that automatically performs the calculations, and include all the noise sources. The equation previously discussed can be used for this purpose (see Figure 1-74). In most high speed op amp applications, the source impedance noise can often be neglected for source impedances of 100 Ω or less.

Figure 1-121 summarizes the noise characteristics of high speed op amps.
DC Characteristics of High Speed Op Amps

High speed op amps are optimized for bandwidth and settling time, not for precision dc characteristics as found in lower frequency precision op amps. In spite of this, however, high speed op amps do have reasonably good dc performance.

Input offset voltages of high speed bipolar input op amps are rarely trimmed, since offset voltage matching of the input stage is excellent, typically ranging from 1 mV to 3 mV, with offset temperature coefficients of 5 µV to 15 µV/°C.

Input bias currents on VFB op amps (with no input bias current compensation circuits) are approximately equal for (+) and (–) inputs, and can range from 1 µA to 5 µA. The output offset voltage due to the input bias currents can be nulled by making the effective source resistance, R3, equal to the parallel combination of R1 and R2.

As previously discussed, this scheme will not work with bias-current compensated VFB op amps that have additional current generators on their inputs. In this case, the net input bias currents are not necessarily equal or of the same polarity.

CFB op amps generally have unequal and uncorrelated input bias currents because the (+) and (–) inputs have completely different architectures. For this reason, external bias current cancellation schemes are also ineffective. CFB input bias currents range from 5 µA to 15 µA, being generally higher at the inverting input.
Figure 1-122 summarizes the offset considerations for high speed op amps.

- High Speed Bipolar Op Amp Input Offset Voltage:
  - Ranges from 1mV to 3mV for VFB and CFB
  - Offset TC ranges from 5µV to 15µV/°C
- High Speed Bipolar Op Amp Input Bias Current:
  - For VFB ranges from 1µA to 5µA
  - For CFB ranges from 5µA to 15µA
- Bias Current Cancellation Doesn't Work for:
  - Bias current compensated op amps
  - Current feedback op amps

Figure 1-122: High speed op amp offset voltage summary

References: High Speed Op Amps